Scilab Textbook Companion for Digital Integrated Circuits: A Design Perspective by J. Rabaey¹

Created by Sandeep Kumar C Btech Electronics Engineering Sreenidhi Institute Of Science And Technology College Teacher None Cross-Checked by None

August 29, 2018

¹Funded by a grant from the National Mission on Education through ICT, http://spoken-tutorial.org/NMEICT-Intro. This Textbook Companion and Scilab codes written in it can be downloaded from the "Textbook Companion Project" section at the website http://scilab.in

Book Description

Title: Digital Integrated Circuits: A Design Perspective Author: J. Rabaey Publisher: Prentice Hall, India Edition: 2 Year: 2002 ISBN: 81-203-1244-9 Scilab numbering policy used in this document and the relation to the above book.

Exa Example (Solved example)

Eqn Equation (Particular equation of the above book)

AP Appendix to Example(Scilab Code that is an Appednix to a particular Example of the above book)

For example, Exa 3.51 means solved example 3.51 of this book. Sec 2.3 means a scilab code whose theory is explained in Section 2.3 of the book.

Contents

List of Scilab Codes		4
2	The Devices	5
3	The Inverter	22
4	Designing Combinational Logic Gates In CMOS	41
5	Very High Performance Digital Circuits	49
6	Designing Sequential Logic Circuits	57
7	Designing Arithmetic Building Blocks	62
8	Coping With Interconnect	65
9	Timing Issues In Digital Circuits	76
10	Designing Memory And Array Structures	79

List of Scilab Codes

Built in Voltage of PN Junction	5
Analysis of Diode Network	6
Analysis of Diode Network	7
Average Junction Capacitance	8
Mean Transit Times	9
Diffusion Capacitance	0
Diode Transient Response 1	1
Threshold Voltage of an NMOS Transistor . 1	13
MOS Transistor Capacitances 1	4
Subthreshold Slope 1	6
Dynamic Behaviour of an npn Transistor . 1	17
MOS Transistor Process Variations 1	9
VTC of a CMOS Inverter	22
Keq for a 5V CMOS Inverter	24
Capacitance of a 1 2um CMOS Inverter 2	26
Propogation Delay of a 1 2um CMOS Inverter 2	28
VTC of an RTL Inverter	30
Effect of Fanout on VTC of the RTL Inverter 3	31
VTC of ECL Gate	32
Switching the Differential Pair	34
Load Capacitances of an ECL Gate	35
ECL Transient Response	36
Power Dissipation of ECL Inverter	38
Computing Ron	11
A Four Input Complimentary CMOS NAND	
Gate	42
Resistance of a Transmission Gate 4	43
Pass Transistor Chain	15
	Built in Voltage of PN JunctionAnalysis of Diode NetworkAnalysis of Diode NetworkAverage Junction CapacitanceMean Transit TimesDiffusion CapacitanceIDiode Transient ResponseThreshold Voltage of an NMOS TransistorMOS Transistor CapacitancesSubthreshold SlopeDynamic Behaviour of an npn TransistorMOS Transistor Process VariationsVTC of a CMOS InverterKeq for a 5V CMOS InverterPropogation Delay of a 1 2um CMOS InverterVTC of ECL GateSwitching the Differential PairLoad Capacitances of an ECL GateSwitching the Differential PairLoad Capacitances of an ECL InverterComputing RonA Four Input Complimentary CMOS NANDGateA Four Input Complimentary CMOS NANDGateA ransistor Chain

Exa 4.12	Charge Redistribution	46
Exa 4.18	Optimizing Switching Activity at the Logic	
	Level	47
Exa 5.3	Differential ECL Gate	49
Exa 5.4	CML Gate Characteristics	50
Exa 5.5	VTC of an NTL Gate \ldots	52
Exa 5.10	GaAs MESFET Current Voltage Character-	
	istics	53
Exa 5.13	MESFET Source Follower	55
Exa 6.3	ECL SR Flip Flop	57
$Exa \ 6.5$	Emitter Coupled Schmitt Trigger	58
$Exa \ 6.7$	Current Starved Inverter	60
Exa 7.2	Static Adder Design	62
Exa 7.4	Transistor Sizing in the Manchester Carry Chain	63
Exa 8.2	Capacitance of Metal Wire	65
Exa 8.3	Interwire Capacitance and Cross Talk	66
Exa 8.4	Output Buffer Design	67
Exa 8.6	Cascode Charge Redistribution Amplifier	68
Exa 8.9	RC Delay of Polysilicon Wire	70
Exa 8.10	Optimized Delay of RC Chain	71
Exa 8.13	Noise Induced by Inductive Bonding Wires	
	and Package Pins	72
Exa 8.16	Capacitive Termination	73
Exa 8.18	Thermal Bounds on Integration	74
Exa 9.5	Synchronizers and Mean Time to Failure	76
Exa 10.3	Voltage Swings in NOR and NAND ROMs .	79
Exa 10.4	Word and Bit Line Parasitics	80
Exa 10.5	Propagation Delay of NOR RAM	84
Exa 10.9	IT DRAM Read out	86
Exa 10.11	Column Decoders	88
Exa 10.12	Differential Sense Amplifier	89

Chapter 2

The Devices

Scilab code Exa 2.1 Built in Voltage of PN Junction

```
1 //Example 2.1, Page Number 20
2 //Built-in Voltage of PN Junction
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
                   //Acceptor ions doping densities in
8 Na=10^15
      atoms per cm cube (atoms/cm<sup>3</sup>)
  Nd=10^16
                  //Donor ions doping densities in atoms
9
       per cm cube (atoms/cm<sup>3</sup>)
10 T=300
                   //Temperature in Kelvin(K)
11 phi_t=26
                     //Thermal Voltage in milli Volts(mV
      ) at 300 kelvin
12 ni=1.5*10<sup>10</sup>
                     //Intrinsic carrier concentration
      of pure semiconductor in inverse cm cube (1/\text{cm}^3)
13
14 //Outputs
15 phi_o= phi_t*log((Na*Nd)/(ni*ni)) // Built-in
      Potential of P-N junction at zero bias in milli
      volts (mV)
```

```
{
m Scilab\ code\ Exa\ 2.2} Analysis of Diode Network
```

```
1 //Example 2.2, Page Number 27
2 // Analysis of Diode Network
3 //Scilab 6.0.1
4 //Windows 10
5 \, \text{clc};
6
7 //Inputs
                           //Source voltage in volts(V)
8 Vs=3
9 Rs = 10 * (10^3)
                           //Series resistance in ohms(
        )
10 Is=0.5 *(10<sup>-16</sup>)
                           //Saturation current of the
      diode in amperes(A)
11 phi_t=26*(10^-3)
                                    //Thermal voltage in
      volts (V)
12
13 //Using ideal diode equation and solving the non
      linear equation using either numerical or
      iterative techniques
14 Id=0.224 *(10^-3) //Diode current in amperes(A)
15
16 //Outputs
17 Vd=Vs-Rs*Id
                           //Voltage across the diode in
       volts (V)
18
```

```
19 // Results
20 mprintf("Voltage across diode Vd: %.2f V",Vd);
21
22 // Output
23 // Voltage across diode Vd: 0.76 V
```

Scilab code Exa 2.3 Analysis of Diode Network

1 //Example 2.3, Page Number 29 2 // Junction Capacitance 3 //Scilab 6.0.1 4 / Windows 10 $5 \, \text{clc};$ 6 7 //Inputs 8 //Consider a silicon junction with following parameters: 9 Cjo=0.5*((10⁻¹⁵)/(10⁻¹²)) // Capacitance under zero-bias in farads per metre square (F/m^2) $10 \quad \text{Ad} = 12 * (10^{-6})$ //Junction area in metre square (m ²) 11 phi_0=0.64 //Built-in potential at zero bias in volts (V) 12 Vd=-5 //Reverse bias voltage in volts(V) 1314 //Outputs 15 Cj=Cjo/(sqrt(1-(Vd/phi_o))) //Junction capacitance in farads per metre square (F/m^2) 16 //The above equation is valid under conditions that the P-N junction is a abrupt junction. 1718 //Results 19 mprintf("Junction Capacitance Cj: %.6f F/m²",Cj); 2021 //Output

22 //Junction Capacitance is: 0.000168 F/m^2 (or) 0.168 fF/ m ^2

Scilab code Exa 2.4 Average Junction Capacitance

```
1 //Example 2.4, Page Number 30
2 // Average Junction Capacitance
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 V_high=0
                //Diode high level voltage in volts(V)
                 //Diode low level voltage in volts(V)
9 V_low = -5
10 m=0.5
                 //Grading co-efficient is equal to
      (1/2) for abrupt junction and (1/3) for linear
      graded junction
11 phi_o=0.64
                    //Built-in potential for zero bias
      in volts (V)
12 Cjo=0.5*((10<sup>-15</sup>)/(10<sup>-12</sup>)) // Capacitance under
      zero-bias in farads per metre square (F/m^2)
13
14 //Outputs
15 Keq=-(phi_o^m)*[((phi_o-V_high)^(1-m))-((phi_o-V_low
      )^(1-m))]/((V_high-V_low)*(1-m))...//Device
      parameter
16
                  //Average junction capacitance in
17 Ceq=Keq*Cjo
      farads per metre square (F/m^2)
18
19 //Results
20 mprintf("Keq: %.4f",Keq);
21 mprintf("\nAverage junction capacitance at the diode
       Ceq: \%.6 \, \text{f} \, \text{F/m}^2", Ceq);
```

22

```
23 //Outputs
24 // Keq: 0.5040
25 //Average junction capacitance at the diode Ceq
        :0.000252 F/m<sup>2</sup> (or) 0.2520 fF/ m<sup>2</sup>
```

Scilab code Exa 2.5 Mean Transit Times

```
1 //Example 2.5, Page Number 31
2 //Mean Transit Times
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 //Mean transit times for the diode of problem 2.1
9 Wn = 5 * (10^{-6})
                        //Width of N-depletion layer
      region in micro meters(m)
                       //Small change in width of N-
10 \quad W2=0.15*(10^{-6})
      depletion layer region in meters (m)
11 Dp1=10*(10^{-4})
                           //Diffusion co-efficient in
      metres square per second (m^2/sec)
                           //Diffusion co-efficient in
12 Dp2=25*(10^{-4})
      metres square per second (m^2/sec)
                          //Width of P-depletion layer
13 Wp=0.7*(10^{-6})
      region in meters (m)
14 W1 = 0.03 * (10^{-6})
                           //Small change in width of P-
      depletion layer region in meters (m)
15
16 //Outputs
17 tou_tp=(((Wn-W2)^2)/(2*Dp1))
                                       //Mean transit time
       of P-region in seconds(sec)
18 tou_tn=(((Wp-W1)^2)/(2*Dp2))
                                       //Mean transit time
       of N-region in seconds (sec)
19
20 //Results
```

```
21 mprintf("Transit time for P-region tou_tp: %.11f
    secs",tou_tp)
22 mprintf("\nTransit time for N-region tou_tn: %.11f
    secs",tou_tn)
23
24 //Outputs
25 //Transit time for P-region tou_tp: 0.00000001176
    secs (or) 11.76 nsec
26 //Transit time for N-region tou_tn: 0.0000000009
    secs (or) 0.09 nsec
```

```
Scilab code Exa 2.6 Diffusion Capacitance
```

```
1 //Example 2.6, Page Number 32
2 // Diffusion Capacitance
3 //Scilab 6.0.1
4 //Windows 10
5 \, \text{clc};
6
7 //Inputs
8 Is=0.5*(10^{-16})
                         //Saturation current of diode in
       amperes (A)
9 tou_t=1*(10^{-9})
                            //Mean time in seconds(secs)
                                   //Thermal voltage in
10
    t = 26 * (10^{-3})
      volts (V)
11 Vd=0.75
                         //Forward bias diode voltage in
      volts(V)
12
13 //Outputs
14 Id=Is*(exp((Vd/ t ))-1) //Diode equation to obtain
      diode current (Id) in amperes (A)
                                 //Diffusion capacitance
15 Cd=(tou_t*Id)/t
      in farads(f)
16
17 //Results
```

Scilab code Exa 2.7 Diode Transient Response

1 //Example 2.7, Page Number 35 2 //Diode Transient Response 3 //Scilab 6.0.1 4 //Windows 10 $5 \, \text{clc};$ 6 7 //Inputs //Source resistance in ohms() 8 R_src=50*(10^3) //Initial current in amperes(A) $9 I1=1*(10^{-3})$ $10 \quad I2 = -0.1 * (10^{-3})$ //Final current in amperes(A) 11 $Is=2*(10^{-16})$ // Saturation current of the diode in amperes(A) 12 Cjo=0.2*(10⁻¹²) //Capacitance of junction at zero bias in farads(F) 13 tou_t=5*(10⁻⁹) // Mean time in seconds(secs) 14 phi_0=0.65 //Built-in potential at zero bias in volts (V) 15 phi_t=26*(10^-3) //Thermal voltage in volts (V) 16 m=0.5 //Grading co-efficient is equal to (1/2) for abrupt junction and (1/3) for linear graded junction 17 Keq=0.51 //Device parameter 1819 //Outputs 20 Id=Is*(exp((Vd/phi_t))-1) //Diode equation to obtain

diode current (Id) in amperes (A)

- 21 Vd_on=phi_t*log(Id/Is) //Steady state voltage of diode when diode is on in volts(V)
- 22 Vd_off=I2*R_src //Steady state voltage of diode when diode is off in volts(V)
- 23 t1=tou_t*log((I1-I2)/-I2) //Length of various intervals in turn off transients in seconds(secs)
- 24 Cj=Keq*Cjo //Average junction capacitance in farads per metre square(F/m^2)
- 25 tou_90_off=2.2*tou_t //Time to reach 90% of final value(90% transition point[t2-t1]]) in seconds(secs)
- 26 T_off=t1+tou_90_off // Total turn off time in seconds (secs)
- 27 t3=R_src*Cj*log((I1-I2)/I1) //Length of various intervals in turn on transients in seconds(secs)
- 28 tou_90_on=2.2*tou_t //Time to reach 90% of final value(90% transition point[t4-t3]]) in seconds(secs)
- 29 T_on=t3+tou_90_on ////Total turn on time in seconds(secs)
- 30
- 31 // Results
- 32 mprintf("Steady state voltage when diode is on(Vd_on) is is: %.2f volts",Vd_on)
- 33 mprintf("\nSteady state voltage when diode is off is (Vd_on) is: %.1f volts",Vd_off)
- 34 mprintf("\nTransient time t1 is: %.13f secs",t1)
- 35 mprintf("\nAverage junction capacitance(Cj): %.15f farads",Cj)
- 36 mprintf("\nTransition point at 90 percent of final value(t2-t1): %.10f secs",tou_90_off)
- 37 mprintf("\nTotal turn off time(T_off): %.13f secs", T_off)
- 38 mprintf("\nTransient time t3: %.13f secs",t3)
- 39 mprintf("\nTransition point at 90 percent of final value(t4-t3): %.10f secs",tou_90_on)
- 40 mprintf("\nTotal turn off time(T_on): %.13f secs",

 T_{on}

41 42 //Outputs 43 // Steady state voltage when diode is on(Vd_on) is is: 0.75 volts 44 //Steady state voltage when diode is off is(Vd_on) is: -5.0 volts 45//Transient time t1 is: 0.0000000119895 secs (or) 11.9 nsecs 46 //Average junction capacitance(Cj): 0.000000000000102 farads (or) 0.102 picofarads 47 //Transition point at 90 percent of final value (t2 - t)t1): 0.0000000110 secs (or) 11.0 nsecs //Total turn off time(T_off): 0.000000229895 secs (48 or) 22.9895 nsecs 49 //Transient time t3: 0.000000004861 secs (or) 0.4861 nsecs 50 //Transition point at 90 percent of final value(t4t3): 0.0000000110 secs (or) 11.0 nsecs $51 / Total turn off time(T_on): 0.0000000114861 secs ($ or) 11.4861 nsecs

Scilab code Exa 2.8 Threshold Voltage of an NMOS Transistor

```
1 //Example 2.8, Page Number 43
2 //Threshold Voltage of an NMOS Transistor
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
6
7 //Inputs
8 Vto=0.75 //Threshold voltage for zero
Substrate bias voltage(V_sb=0) in volts(V)
9 tou=0.54 //Body-effect coefficient(
Gamma)
```

```
//Substrate bias voltage in volts(V
10 V_sb=5
     )
              //Voltage drop across depletion region at
11 Vb=0.6
       inversion (Vb=-2* f ) in volts (V)
12
13 // Outputs
14 Vt=Vto+(tou*(sqrt((Vb)+V_sb)-sqrt(Vb))) //Threshold
       voltage at high level in volts (V)
15
16 //Results
17 mprintf("Threshold voltage Vt: %.12f volts", Vt)
18 //The obtained threshold voltage is more than twice
     the threshold under zero bias conditions.
19
20 //Output
21 // Threshold voltage Vt: 1.609591031759 volts
```

Scilab code Exa 2.9 MOS Transistor Capacitances

```
1 //Example 2.9, Page Number 50
2 //MOS Transistor Capacitances
3 //Scilab 6.0.1
4 //Windows 10
5 \, \text{clc};
6
7 //Inputs
8 t_ox=20*(10^{-9})
                    //Thickness of oxide layer in
      metres (m)
9 epsilon_ox=3.5*(10<sup>-11</sup>) // Electrical permitivity
      of oxide layer in farad per metre(F/m)
10 L=1.2*(10^{-6})
                        //Length of the channel in
      metres (m)
11 W=1.8*(10^{-6})
                        //Width of the channel in metres
      (m)
12 Ls=3.6*(10^{-6})
                        //Lenght of side wall of source
```

```
junction in metres (m)
13 Ld=3.6*(10^{-6})
                        //Lenght of diffusion wall of
      source junction in metres (m)
14 \text{ xd}=0.15*(10^{-6})
                         //Lateral diffusion in metres(m
      )
15 Cjo=3*(10<sup>-4</sup>) //Capacitance under zero-bias in
      farads per metre square (F/m^2)
                        //Side wall capacitance under
16 C_{jswo} = 8 * (10^{-10})
      zero-bias in farads per metre (F/m)
17
18 //Outputs
19 Cox=(epsilon_ox/t_ox)
                                //Gate capacitance per
      unit area in farads per metre square (F/m^2)
20 \quad Cg = W * L * Cox
                         //Total gate capacitance in
      farads (F)
21 C_gso=W*xd*Cox
                          //Overlap capacitance in
      farads (F)
22 \quad C_{channel} = Cg - (2 * C_{gso})
                             //Channel capacitance which
       splits between source, drain, bulk terminals in
      farads (F)
23 Cd_bottom=Cjo*Ld*W
                                //Diffusion capacitance
      of bottom wall in farad(F)
                             //Diffusion capacitance of
  Cd_side=C_jswo*(2*Ld+W)
24
      side wall in fard(F)
25
26
27 //Results
28 mprintf("\nGate capacitance per unit area Cox: %.5f
      farad/metre^2",Cox)
29 mprintf("\nTotal gate capacitance Cg: %.20f farad",
      Cg)
30 mprintf("\nOverlap capacitance C_gso: %.20f farad",
      C_gso)
31 mprintf("\nChannel capacitance C_channel: \%.20\,f
      farad",C_channel)
32 mprintf("\nDiffusion capacitance of bottom wall
      Cd_bottom: %.20f farad",Cd_bottom)
33 mprintf("\nDiffusion capacitance of side wall
```

Cd_side: %.20f farad",Cd_side)

34

35 //The diffusion capacitance seems to dominate gate capacitance.Advanced processes are reduce the diffusion capacitance by using materials such as SiO2 to isolate devices.This approach is called Trench Isolation

36

- 37 // Outputs
- 38 //Gate capacitance per unit area Gox: 0.00175 farad/ metre^2 (or) 1.75 fF/m^2
- 39 //Total gate capacitance Cg: 0.0000000000000378000 farad (or) 3.78000 fF
- 40 //Overlap capacitance C_gso: 0.0000000000000047250 farad (or) 0.47250 fF
- 41 //Channel capacitance C_channel: 0.0000000000000283500 farad (or) 2.83500 fF
- $\begin{array}{cccc} 42 & // \, \text{Diffusion capacitance of bottom wall Cd_bottom:} \\ & 0.0000000000000194400 \ \text{farad (or)} \ 1.94400 \ \text{fF} \end{array}$
- 43 // Diffusion capacitance of side wall Cd_side: 0.00000000000000720000 farad (or) 7.20000 fF

Scilab code Exa 2.11 Subthreshold Slope

```
1 //Example 2.11, Page Number 56
2 //Subthreshold Slope
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
6
7 //Inputs
8 slope=121 //Inverse Slope obtained from plot
between Id vs Vgs( ln (Id)/ Vgs ) in milli
volts per decade (mV/decade)
9 q=1.6*(10^-19) //Charge in coulombs(C)
```

```
10 K=1.38064852*(10<sup>23</sup>)
                                 //Boltzman constant in (m2
      * kg * s^{-2} K^{-1}
11 T=300
                                //Temperature in kelvin(K)
12
13 // Outputs
14 // Expression ( \ln (Id) / Vgs )^-1=(K*T/q)*\log(10)
      *(1+), where (K*T/q)*\log(10) evaluates to 60 \text{mv}/
      decade
15 \text{ alpha}=(\text{slope}/60)-1
                            //Sloving for alpha-factor
      using above expression
16
17 //Results
18 mprintf("alpha-factor is: %.2f",alpha);
19
20 //Output
21 //alpha-factor is: 1.02
```

Scilab code Exa 2.15 Dynamic Behaviour of an npn Transistor

```
1 //Example 2.15, Page Number 77
2 //Dynamic Behaviour of an npn Transistor
3 //Scilab 6.0.1
4 //Windows 10
5 \, \text{clc};
6
7 //Inputs
8 beta_f=100
                             //Forward current gain
                        //Forward bias Voltage across
9 Vbe_on=0.75
      base and emitter in volts(V)
10 \quad tou_f = 10 * (10^{-12})
                             //Mean forward transit time
      in seconds (secs)
                          //Zero bias base emitter
11 C_beo=20*(10^-15)
      parasitic capacitance in farads (F)
12 C_bco=22*(10^{-15})
                           //Zero bias base collector
```

parasitic capacitance in farads (F)

- 13 C_cso=20*(10⁻¹⁵) //Zero bias base collector substrate parasitic capacitance in farads(F)
- 14 m=0.33 //Grading co-efficient is equal to (1/2) for abrupt junction and (1/3) for linear graded junction
- 15 phi_o=0.75 //Built in potential in volts(V)
- 16 Vcc=2 //Supply in volts(V)

- 18 Rb=5*(10³) //Base resistance in ohms()
- 19 Vce=2 //Voltage across collector and emitter (Vce=Vcc) in volts(V)
- 20 Vbe_high=0.75 //Voltage across base emmiter in forward bias in volts(V)
- 21 Vbe_low=0 //Voltage across base emmiter in reverse bias in volts(V)
- 22 Vbc_high=2 //Voltage across base collector in forward bias in volts(V)
- 23 Vbc_low=1.25 //Voltage across base collector in forward bias in volts(V)
- 24
- 25

```
26 //Outputs
```

- 27 Ib_to=(Vo-Vbe_on)/Rb //Base current at t=0 in amperes(A)
- 28 Ib_t=(O-Vbe_on)/Rb //Base current after switching input(changes direction) in amperes(A)
- 29 t_base=(beta_f*tou_f)*log((Ib_to-Ib_t)/-Ib_t) // Time to remove excess base charge in seconds(secs)
- 31 // Similarly for Base-Collector junction the above equation gives Keq_bc:
- 32 Keq_bc=0.68 // Device parameter
- 33 t_depl=2.2*Rb*((Keq_be*C_beo)+(Keq_bc*C_bco))

```
//Depletion region time constant in
```

```
seconds (secs)
```

```
34
35 //Results
36 mprintf("\nBase current at t=0 is Ib_{to}: %.7 f
     amperes", Ib_to);
37 mprintf("\nBase current after switching input is
     Ib_t: %.7f amperes", Ib_t);
38 mprintf("\nTime to remove excess base charge is
      t_base: %.13 f seconds",t_base);
39 mprintf("\nKeq_be is Keq_be: %.2f",Keq_be);
40 mprintf("\nKeq_bc is Keq_bc: %.2f",Keq_bc);
41 mprintf("\nTime to remove excess base charge is
      t_depl: %.13 f seconds",t_depl);
42
43 //Outputs
44 //Base current at t=0 is Ib_to : 0.0000500 amperes (
     or) 50.0 A
45 //Base current after switching input is Ib_t:
      -0.0001500 amperes (or) 150.0 A
  //Time to remove excess base charge is t_base:
46
     0.000000002876 seconds (or) 287.6 psecs
47 //Keq_be is Keq_be: 1.49
48 //Keq_bc is Keq_bc: 0.68
49 //Time to remove excess base charge is t_depl:
     0.000000004929 seconds (or) 492.9 psecs
```

Scilab code Exa 2.17 MOS Transistor Process Variations

```
1 //Example 2.17, Page Number 85
2 //MOS Transistor Process Variations
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
6
7 //Inputs
```

// Gate source voltage in volts (V) 8 Vgs=5//Drain source voltage in volts(V) 9 Vds=510 $W=1.8*(10^{-6})$ //Channel width in metres (m) //Effective channel length in 11 $L=0.9*(10^{-6})$ metres (m) 12 Kn = $19.6 * (10^{-6})$ // Device parameter in A/V² 13 Vt=0.75 //Threshold voltage in volts(V) 14 15 //Outputs 16 Id=(Kn/2)*(W/L)*((Vgs-Vt)^2) //Nominal diode current in amperes(A) 1718 //The above parameters are subject to process variation. So, considering the following conditions :1)10% variation in Kn 2) 25% variation in Vt 3) Distribution of W and L has value 0.15 m 4) Variation of 0.5V in supply 1920 Id_max=(((Kn+(0.1*Kn))/2)*((W+(0.15*(10^-6)))/(L $-(0.15*(10^{-6})))*((Vgs+0.5)-(Vt-(0.25*Vt)))^{2})$ //Maximum nominal diode current in amperes(A 21 Id_min=(((Kn-(0.1*Kn))/2)*((W-(0.15*(10^-6)))/(L $+(0.15*(10^{-6})))*((Vgs-0.5)-(Vt+(0.25*Vt)))^{2})$ //Minimum nominal diode current in amperes(A) 2223 //Results 24 mprintf("\nNominal diode current is Id: %.7f amperes ",Id); 25 mprintf("\nMaximum nominal diode current is Id_max: %.7f amperes", Id_max); 26**mprintf**("\nMinimum nominal diode current is Id_min: %.7f amperes", Id_min); 2728 //Outputs 29 //Nominal diode current is Id: 0.0003540 amperes (or) 354.0 A 30 //Maximum nominal diode current is Id_max: 0.0006832

amperes (or) 683.2 A

31 //Minimum nominal diode current is Id_min: 0.0001759 amperes (or) 175.9 A

Chapter 3

The Inverter

Scilab code Exa 3.4 VTC of a CMOS Inverter

```
1 //Example 3.4, Page Number 127
2 //VTC of a CMOS Inverter
3 //Scilab 6.0.1
4 //Windows 10
5 \, \text{clc};
6
7 //Inputs
8 Kn=80*(10<sup>-6</sup>) //Transistor parameters in A/V^2
9 Kp=27*(10<sup>-6</sup>)
                       //Transistor parameter in A/V<sup>2</sup>
10 Vdd=5 //Supply voltage in volts(V)
11 W_{to_L}PMOS=5.4/1.2 //(W/L) ratio of PMOS
      transistor
12 W_to_L_NMOS=1.8/1.2 //(W/L) ratio of NMOS
      transistor
13 //DC Parameters:
                      //Output lowel level transition
14 V_ol=0
      voltage in volts(V)
                      //Output high level transition
15 V_oh=5
      voltage in volts(V)
16 Vtn=0.74
                          //Threshold voltage of NMOS in
       volts (V)
```

//Threshold voltage of PMOS $17 \ Vtp = -0.74$ in volts (V) 1819 //Outputs 20 //To obtain Vih, the following equations have to be solved: 21 $//Kn * [(V_ih - Vtn) * Vout - (((Vout)^2)/2)] = (Kp/2) * [Vdd - Vdd - Vtn) * Vout - (((Vout)^2)/2)] = (Vdd - Vtn) * Vout - ((Vout)^2)/2)] = (Vdd - Vtn) * Vout - ((Vout)^2)/2)] = (Vdd - Vtn) * Vout - ((Vout)^2)/2)] = (Vdd - Vtn) * Vout - (Vtn) * Vout - ((Vout)^2)/2)] = (Vtn) * Vtn) * Vout - ((Vout)^2)/2)] = (Vtn) * Vtn) * Vtn + (Vtn) * Vtn) * Vtn) * Vtn + (Vtn) * Vtn) * Vtn + (Vtn) * Vtn) * Vtn) * Vtn + (Vtn) * Vtn + (Vtn) * Vtn) * Vtn + (Vtn) * Vtn) * Vtn + (Vtn) * Vtn) * Vtn + (Vtn) * Vtn + (Vtn) * Vtn) * Vtn + (Vtn) * Vtn + (Vtn) * Vtn) * Vtn + (Vtn) * (Vtn) * Vtn + (Vtn) * Vtn + (Vtn) * (Vtn$ $V_{ih} - |V_{tp}||^2$ which yeilds: $22 V_{ih}=2.92$ //Input high level transition voltage in volts (V) 23 Vout=0.42 //Output voltage in volts (V) 24 NM_H=V_oh-V_ih //Noise margin for logic high in volts (V) 25 //Similary, for V_il 26 V_il=2.06 //Input low level transition voltage in volts(V) $NM_L = V_{il} - V_{ol}$ //Noise margin for 27logic low in volts (V) 28 //Given that r=1.01 where r=(sqrt(Kp/Kn))29 r=1.01 // 30 Vm = ((r*(Vdd-abs(Vtp))+Vtn)/(1+r))Inverter threshold in volts (V) 3132 //Results 33 mprintf("\nInput high level transition voltage V_ih: %.2f volts", V_ih); 34 mprintf("\nOutput voltage Vout: %.2f volts", Vout); 35 mprintf("\nNoise margin for logic high NM_H: %.2f volts",NM_H); 36 mprintf("\nInput low level transition voltage V_il: %.2f volts", V_il); 37 mprintf("\nNoise margin for logic low NML: %.2f volts", NM_L); 38 mprintf("\nInverter threshold Vm: %.2f volts",Vm); 3940 //Outputs 41 //Input high level transition voltage V_ih: 2.92

volts
42 //Output voltage Vout: 0.42 volts
43 //Noise margin for logic high NM_H: 2.08 volts
44 //Input low level transition voltage V_il: 2.06
volts
45 //Noise margin for logic low NM_L: 2.06 volts
46 //Inverter threshold Vm: 2.51 volts

Scilab code Exa 3.5 Keq for a 5V CMOS Inverter

1 //Example 3.5, Page Number 130 2 //Keq for a 5V CMOS Inverter 3 //Scilab 6.0.1 4 / Windows 10 $5 \, \text{clc};$ 6 7 //Inputs 8 m = 0.5//Grading co-efficient is equal to (1/2)for abrupt junction and (1/3) for linear graded junction 9 phi_o=0.6 //Built in potential in volts (V) //Supply in volts(V) $10 \ Vcc=5$ 11 V_high_NMOS_HL=-5 //High level transition voltage for NMOS during high to low transition in volts (V) 12 V_low_NMOS_HL=-2.5 //Low level transition voltage for NMOS during high to low transition in volts (V) 13 V_high_PMOS_HL=-2.5 //High level transition voltage for NMOS during high to low transition in volts (V) 14 V_low_PMOS_HL=0 //Low level transition voltage for NMOS during high to low transition in volts (V) 15

- 16 V_high_NMOS_LH=0 //High level transition voltage for NMOS during low to high transition in volts(V)
- 17 V_low_NMOS_LH=-2.5 //Low level transition voltage for NMOS during low to high transition in volts(V)
- 18 V_high_PMOS_LH=-5 //High level transition voltage for NMOS during low to high transition in volts(V)
- 19 V_low_PMOS_LH=-2.5 //Low level transition voltage for NMOS during low to high transition in volts(V)
- 20
- 21 // Outputs
- 22 Keq_NMOS_HL=-(phi_o^m)*[((phi_o-V_high_NMOS_HL)^(1-m))-((phi_o-V_low_NMOS_HL)^(1-m))]/((V_high_NMOS_HL-V_low_NMOS_HL)*(1-m)) // Device parameter for NMOS
- 23 Keq_PMOS_HL=-(phi_o^m)*[((phi_o-V_high_PMOS_HL)^(1-m))-((phi_o-V_low_PMOS_HL)^(1-m))]/((V_high_PMOS_HL-V_low_PMOS_HL)*(1-m)) // Device parameter for PMOS

```
24
```

```
25 Keq_NMOS_LH=-(phi_o^m)*[((phi_o-V_high_NMOS_LH)^(1-m
))-((phi_o-V_low_NMOS_LH)^(1-m))]/((
V_high_NMOS_LH-V_low_NMOS_LH)*(1-m)) //
Device parameter for NMOS
```

```
26 Keq_PMOS_LH=-(phi_o^m)*[((phi_o-V_high_PMOS_LH)^(1-m
))-((phi_o-V_low_PMOS_LH)^(1-m))]/((
V_high_PMOS_LH-V_low_PMOS_LH)*(1-m)) //
Device parameter for PMOS
```

27

```
28
```

```
29 //Results
```

```
30 mprintf("\nKeq_be_NMOS_HL: %.20f",Keq_NMOS_HL);
31 mprintf("\nKeq_be_PMOS_HL: %.20f",Keq_PMOS_HL);
```

```
31 mprintf(\nKeq_be_PMOS_HL: %.201, keq_PMOS_HL);
```

```
32 mprintf("\nKeq_be_NMOS_LH: %.20 f",Keq_NMOS_LH);
33 mprintf("\nKeq_be_PMOS_LH: %.20 f",Keq_PMOS_LH);
```

34 35 //Outputs 36 //Keq_be_NMOS_HL: 0.37536968662700032000 37 //Keq_be_PMOS_HL: 0.61105453575886848000 38 //Keq_be_NMOS_LH: 0.61105453575886848000 39 //Keq_be_PMOS_LH: 0.37536968662700032000

Scilab code Exa 3.6 Capacitance of a 1 2um CMOS Inverter

```
1 //Example 3.6, Page Number 131
2 //Capacitance of a 1.2 m CMOS Inverter
3 //Scilab 6.0.1
4 //Windows 10
5 \, \text{clc};
6
7 //Inputs
  //Considering a minimum size symmetrical CMOS
8
      inverter with its parameters.
9 Vdd=5
                        //Supply voltage in volts(V)
10 \quad lamda=0.6*(10^{-6})
                                  //Channel modulation in
       metres (m)
11
12 //Outputs
13 drain_area_NMOS=4*4*(lamda^2)
                                             //Drain area
       formed by metal-diffusion contact of NMOS in
      metre square (m^2)
14 rect_contact_gate_NMOS=3*(lamda^2)
                                                11
      Rectangle area between contact and gate of NMOS
      in metre square (m^2)
15 total_area_NMOS=drain_area_NMOS+
                                 //Total area of layers
     rect_contact_gate_NMOS
      of NMOS in metre square (m^2)
16 perimeter_drain_NMOS=15*lamda
                                                //
      Perimeter of drain in NMOS in metres (m)
17 sidewall_area_NMOS=19*(lamda^2)
                                               //sidewall
```

```
area formed by metal-diffusion contact of NMOS
     in metre square (m^2)
18 perimeter_sidewall_NMOS=15*lamda
                                                 ||
      Perimeter of sidewall in NMOS in metres (m)
19 total_area_PMOS=45*(lamda^2)
                                  //Total area of
     layers of PMOS in metre square (m^2)
20 perimeter_drain_PMOS=19*lamda
                                              11
      Perimeter of drain in PMOS in metres(m)
21 sidewall_area_PMOS=45*(lamda^2)
                                              //sidewall
      area formed by metal-diffusion contact of PMOS
     in metre square (m^2)
22 perimeter_sidewall_PMOS=19*lamda
      Perimeter of sidewall in PMOS in metres (m)
23
24 //Results
25 mprintf("\nTotal area of layers of NMOS : %.14f (
     metres ^2)",total_area_NMOS);
26 mprintf("\nPerimeter of drain in NMOS: %.7f metres",
     perimeter_drain_NMOS);
27 mprintf("\nsidewall area formed by metal-diffusion
     contact of NMOS sidewall_area_NMOS: %.14f metres"
      ,sidewall_area_NMOS);
28 mprintf("\nPerimeter of sidewall in NMOS
     perimeter_sidewall_NMOS: %.7f metres",
     perimeter_sidewall_NMOS);
29 mprintf("\nTotal area of layers of PMOS
     total_area_PMOS: %.14f (metres ^2)",
     total_area_PMOS);
30 mprintf("\nPerimeter of drain in PMOS
     perimeter_drain_PMOS: %.7f metres",
     perimeter_drain_PMOS);
31 mprintf("\nsidewall area formed by metal-diffusion
      contact of PMOS sidewall_area_PMOS: %.14f (metres
      ^2)",sidewall_area_PMOS);
32 mprintf("\nPerimeter of sidewall in PMOS
     perimeter_sidewall_PMOS: %.7f metres",
     perimeter_sidewall_PMOS);
```

```
33
```

34

- 35 //Outputs
- 37 // Perimeter of drain in NMOS perimeter_drain_NMOS: 0.0000090 metres (or) 9.00 m
- 38 //sidewall area formed by metal-diffusion contact of NMOS: 0.000000000684 metres (or) 6.84 m ^2
- 39 //Perimeter of sidewall in NMOS perimeter_sidewall_NMOS: 0.0000090 metres (or) 9.0 m
- 40 //Total area of layers of PMOS total_area_PMOS: 0.0000000001620 (metres²) (or) 16.20 m²
- 41 //Perimeter of drain in PMOS perimeter_drain_PMOS: 0.0000114 metres (or) 11.40 m
- 42 //sidewall area formed by metal-diffusion contact of PMOS sidewall_area_PMOS: 0.000000001620 (metres^2) (or) 16.20 m^2
- 43 //Perimeter of sidewall in PMOS perimeter_sidewall_PMOS: 0.0000114 metres (or) 11.40 m

Scilab code Exa 3.7 Propogation Delay of a 1 2um CMOS Inverter

```
1 //Example 3.7, Page Number 135
2 //Propogation Delay of a 1.2 m CMOS Inverter
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
6
7 //Inputs
8 Vgs=5 // Gate source voltage in volts(V)
9 Vds=5 //Drain source voltage in volts(V)
10 Vdd=5 //Supply voltage in volts(V)
11 Wp=5.4*(10^-6) //PMOS Channel width in metres(m)
```

```
/NMOS Channel width in metres (m)
12 Wn=1.8*(10^{-6})
13 L_eff=0.9*(10^-6)
                         //Effective channel length in
      metres (m)
14 Kn=19.6*(10<sup>-6</sup>)
                      //in A/V^2
                        //in A/V^2
15 Kp=5.4*(10^{-6})
16 lamda_p=0.19
                               //Channel modulation of
     PMOS in voltage inverse (V^{-1})
17
  lamda_n=0.06
                               //Channel modulation of
     NMOS in voltage inverse (V^{-1})
                        //Threshold voltage in volts(V)
18 Vt0=0.74
19
20 // Outputs
21 Idp_Vout_zero=(Kp/2)*(Wp/L_eff)*((Vgs-Vt0)^2)*(1+(
                          //Current through PMOS in
      lamda_p*Vds))
      amperes(A) when output voltage is zero
22 Idp_Vout=Kp*(Wp/L_eff)*((Vgs-Vt0)*(Vdd/2)-((Vdd)^2)
                //Current through PMOS in amperes(A)
      /8)
     when output voltage is not zero
23 Idn_Vout_zero=(Kn/2)*(Wn/L_eff)*((Vgs-Vt0)^2)*(1+(
      lamda_n*Vds))
                          //Current through NMOS in
      amperes(A) when output voltage is zero
24 Idn_Vout=Kn*(Wn/L_eff)*((Vgs-Vt0)*(Vdd/2)-((Vdd)^2)
      /8)
                //Current through NMOS in amperes(A)
      when output voltage is zero
25
26 //Results
27 mprintf("\nCurrent through PMOS Idp(Vout=0): %.6 f
      amperes", Idp_Vout_zero);
28 mprintf("\nCurrent through PMOS Idp(Vout=2.5): %.6 f
      amperes", Idp_Vout);
  mprintf("\nCurrent through NMOS Idn(Vout=0): %.6 f
29
      amperes", Idn_Vout_zero);
30 mprintf("\nCurrent through NMOS Idn(Vout=2.5): %.6 f
      amperes", Idn_Vout);
31
32 //Outputs
33 // Current through PMOS Idp(Vout=0): 0.000573 amperes
       (or) 0.573mA
```

- 34 // Current through PMOS Idp(Vout=2.5): 0.000244 amperes (or) 0.244mA
- 35 //Current through NMOS Idn(Vout=0): 0.000462 amperes (or) 0.46.2mA
- 36 //Current through NMOS Idn(Vout=2.5): 0.000295 amperes (or) 0.295mA

Scilab code Exa 3.11 VTC of an RTL Inverter

```
1 //Example 3.11, Page Number 151
2 //VTC of an RTL Inverter
3 //Scilab 6.0.1
4 //Windows 10
5 \, \text{clc};
6
7 //Inputs
              //Supply voltage in volts(V)
8 Vcc=5
                      //Collector resistance in ohms(
9 Rc=1*(10^3)
                                                        )
10 Rb=10*(10<sup>3</sup>)
                       //Base resistance in ohms( )
               //Emitter resistance in ohms( )
11 Re=20
                //Series collector resistance in ohms(
12 Rc1=75
       )
13 Vce_sat=0.1
                        //Collector-Emmiter saturation
      voltage in volts(V)
14 Vbe_eos=0.8
                          //Base-Emmiter voltage in
      volts (V)
15 beta_f=100
                           //Maximum forward current
      gain
16 //The major discrepancy is the value to V_ol due to
      which dc problems occur and to have a reasonable
      V_ol value Vin_eos>Vcc is maintained to reduce
      the gain in transient region
17 \ Vcc1=0.38
                       //Supply voltgage in volts(V)
18
19 //Outputs
```

```
//Base
20 Ib=((Vcc-Vce_sat)/(Rc*beta_f))
     current in amperes(A)
21 Vin_eos=Vbe_eos+(Ib*Rb)
                                           //Input
      voltage at eos in volts(V)
22 //In the saturation mode, the collector current Ic:
23 Ic=Vcc1/Rc1
                                        //Collector
     current in amperes(A)
24 Vce_extra=Ic*(Rc1+Re)
                                         //Extra voltage
      drop caused over collector-emitter terminals in
      volts (V)
25
26 //Results
27 mprintf("\nBase Current Ib: %.7f amperes", Ib);
28 mprintf("\nInput Voltage at eos Vin_eos: %.5f volts"
     ,Vin_eos);
29 mprintf("\nCollector Current Ic: %.4f amperes", Ic);
30 mprintf("\nExtra voltage drop caused over collector -
      emitter terminals: %.2 f volts", Vce_extra);
31
32 //Outputs
33 //Base Current Ib: 0.0000490 amperes (or) 49.0 A
34 //Input Voltage at eos Vin_eos: 1.29000 volts
35 //Collector Current Ic: 0.0051 amperes (or) 5.1mA
36 //Extra voltage drop caused over collector-emitter
      terminals: 0.48 volts
```

 $Scilab \ code \ Exa \ 3.12$ Effect of Fanout on VTC of the RTL Inverter

```
1 //Example 3.12, Page Number 153
2 //Effect of Fanout on VTC of the RTL Inverter
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
6
7 //Inputs
```

```
//Supply voltage in volts(V)
8 Vcc=5
9 Rc=1*(10^3)
                  //Collector resistance in ohms()
                      //Base resistance in ohms( )
10 Rb=10*(10<sup>3</sup>)
11 //\text{Re}=20 //Emitter resistance in ohms()
                //Series collector resistance in ohms
12 / Rc1 = 75
     ( )
13 Vbe_sat=0.8
                       //Base-Emmiter saturation
     voltage in volts(V)
14 \ //Vcc1 = 0.38
                        //Supply voltgage in volts(V)
            //Number of fanouts
15 N=5
16
17 //Outputs
18 Vout=(Vcc+(N*(Rc/Rb)*Vbe_sat))/(1+(N*(Rc/Rb)))
                //Output voltage in volts(V)
19 //For large values for N, Vout eventually approaches
     Vbe_sat=0.8V which means that the NM_H is reduced
      to zero (or is even negative)
20
21 //Results
22 mprintf("\nOutput Voltage Vout: %.2f volts", Vout);
23
24
25 //Outputs
26 //Output Voltage Vout: 3.60 volts
```

Scilab code Exa 3.14 VTC of ECL Gate

```
1 //Example 3.14, Page Number 163
2 //VTC of ECL Gate
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
6
7 //Inputs
8 Vcc=0 //Supply voltage in volts(V)
```

```
//Supply voltage in volts(V)
9 \text{ Vee} = -5
10 Vref=-0.95 //Reference voltage in volts(V)
11 Iee=0.5*(10^{-3})
                        //Coupled emmiter current in
      amperes (A)
12 Rc=1*(10^3)
                      //Collector resistance in ohms(
                                                         )
13 Rb=50*(10^3)
                       //Base resistance in ohms( )
14 Is=10^-17
                        //Transport saturation current
     in amperes (A)
15 Ic=0.1*(10^{-3})
                          //Collector current in amperes
      (A)
16 beta_f=100
                           //Maximun forward current
      gain
17 phi_t=26*(10^-3)
                           //Thermal voltage in volts(A)
18 Vswing=Iee*Rc
                         //Transition voltage swing in
      volts (V)
19
20 //Outputs
21 Vbe_on=phi_t*log(Ic/Is)
                                //Base-Emitter voltage
      in volts (V)
22 V_oh=Vcc-Vbe_on
                             //Output high level
      transition voltage in volts (V)
23 V_ol=Vcc-Vbe_on-(Vswing)
                                 //Output low level
      transition voltage in volts (V)
24 V_ih=Vref+(phi_t*log(((Vswing)/(2*phi_t))-1))
      Input high level transition voltage in volts (V)
25
  V_il=Vref-(phi_t*log(((Vswing)/(2*phi_t))-1)) //
      Input low level transition voltage in volts (V)
                                            //Inverter
26 Vm=Vref
      threshold in volts (V)
27
28 //Results
29 mprintf("\nBase Emmiter voltage in volts Vbe_on : %
      .2f volts", Vbe_on);
30 mprintf("\nVbe_oh: \%.2 f volts", V_oh);
31 mprintf("\nVbe_ol: \%.2 f volts", V_ol);
32 mprintf("\setminus nVbe_ih: \%.2f volts", V_ih);
33 mprintf("\nVbe_il: \%.2f volts",V_il);
34 mprintf("\nInverter threshold Vm: %.2f volts", Vm);
```

```
35
36 //Outputs
37 //Base Emmiter voltage in volts Vbe_on : 0.77 volts
38 //Vbe_oh: -0.77 volts
39 //Vbe_ol: -1.27 volts
40 //Vbe_ih: -0.89 volts
41 //Vbe_il: -1.00 volts
42 //Inverter threshold Vm: -0.94 volts
```

Scilab code Exa 3.15 Switching the Differential Pair

```
1 //Example 3.15, Page Number 169
2 //Switching the Differential Pair
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 rc=75
               //Transient collector resistance in ohms
      ( )
9 rb=120
               //Transient base resistance in ohms( )
10 re=20
               //Transient emitter resistance in ohms(
11 Rc=1*(10<sup>3</sup>) //Collector resistance in ohms(
                                                   )
12 C_be1=20*(10^{-15})
                          //Base-Emitter junction
      capacitance in farads(F)
13 C_bc1=22*(10^{-15})
                          //Base-collector junction
      capacitance in farads(F)
14 C_cs1=47*(10^{-15})
                          //Collector-Source junction
      capacitance in farads(F)
15 Iee=0.5*(10^{-3})
                        //Coupled emmiter current in
      amperes (A)
16 tou_f=10*(10^-12) //Ideal forward transit time
      in secs
17 Keq_be=3.35
```
```
18 Keq_bc=0.75
19 alpha=5
                           //Empirical factor
20 //Empirical factor() is 2 and 5 for the 50% and 90
     % points respectively
21
22 //Outputs
23 Cd1 = (tou_f/Rc)
                           //Diffusion capacitance in
      farads (F)
24 Cin_j = (Keq_bc*C_bc1) + ((Keq_be*C_be1)/2)
                                                    11
      Equivalent input capacitance
25 tdp=rb*((2.2*Cin_j)+(alpha*Cd1))
      Propogation delay for collector current to reach
     90% of their value in seconds(secs)
26
27 //Results
28 mprintf("\nDiffusion capacitance at base during
      single transition Cd1 : %.16f farads", Cd1);
29 mprintf("\nEquivalent input capacitance Cin_j : %.16
      f farads",Cin_j);
30 mprintf("\nPropogation delay for collector current
      to reach ninty percent point tdp : %.13f seconds"
      ,tdp);
31
32 //Outputs
33 // Diffusion capacitance at base during single
      transition Cd1 : 0.000000000000000 farads (or)
      10.0 \, \text{fF}
34 //Equivalent input capacitance Cin_j :
      0.0000000000000500 farads (or) 50.0fF
35 // Propogation delay for collector current to reach
      ninty percent point tdp : 0.000000000192 seconds
       (or) 19.2 picosecs
```

Scilab code Exa 3.16 Load Capacitances of an ECL Gate

```
1 //Example 3.16, Page Number 170
2 //Load Capacitances of an ECL Gate
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
6
7 //Inputs
8 Cd3=0.2*(10<sup>-15</sup>)
                             //Diffusion capacitance for
      high base resistance (Rb) in farads (F)
                            //Base-Emitter junction
9 C_bc3=0.91*(10^{-15})
      capacitance in farads(F)
10 C_bc1=0.84*(10^{-15})
                            //Base-collector junction
      capacitance in farads(F)
                            //Collector-Source junction
11 C_{cs3}=0.51*(10^{-15})
      capacitance in farads(F)
12
13 //Outputs
14 Cc=(C_{cs}3*47)+(C_{bc}1*22)+(C_{bc}3*22)+Cd3
                                                 11
      Collector capacitance in farads(F)
15
16 //Results
17 mprintf("\nCollector capacitance Cc : %.16f farads",
      Cc);
18
19 //Output
20 //Collector capacitance Cc : 0.0000000000000027
      farads (or) 62.7 fF
```

Scilab code Exa 3.17 ECL Transient Response

```
1 //Example 3.17, Page Number 173
2 //ECL Transient Response
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
```

```
7 //Inputs
               //Supply voltage in volts(V)
8 Vcc=0
               //Supply voltage in volts(V)
9 \text{ Vee}=-5
10 Rc=1*(10^3)
                      //Collector resistance in ohms(
                                                         )
                        //Base resistance in ohms(
11 Rb=50*(10<sup>3</sup>)
                                                     )
12 tdp=20*(10^{-12})
                            //Propogation delay in
      seconds (secs)
13 Iee=0.5*(10^{-3})
                         //Coupled emmiter current in
      amperes (A)
14 Vswing=Iee*Rc
                          //Transition voltage swing in
      volts (V)
15 Cl = 60 * (10^{-15})
                            //Load capacitance farads(F)
16 Cc=62.7*(10^{-15})
                         //Collector capacitance in
      farads (F)
17 V_{oh} = -0.7
                        //Output high level transition
      voltage in volts (V)
18
19 //Outputs
20 t_discharge=(0.5*Cl*Rb*Vswing)/(V_oh-Vee-(Vswing/4))
              //Discharge time
21 tp_hl=tdp+t_discharge
                                             //Delay for
      high to low transition in seconds(secs)
                                       //Charge time in
22 t_charge=0.69*Rc*Cc
      seconds (secs)
23 tp_lh=tdp+t_charge
                                             //Delay for
      low to high transition in seconds (secs)
24 \text{ tp}=(\text{tp}_h+\text{tp}_h)/2
                                             // Propogation
       delay in seconds (secs)
25 //Results
26 mprintf("\nDischarge time t_discharge : %.13 f
      seconds",t_discharge);
27 mprintf("\nDelay for high to low transition tp_hl: \%
      .13f seconds", tp_hl);
  mprintf("\nCharge time t_charge: %.13f seconds",
28
      t_charge);
29 mprintf("\nDelay for low to high transition tp_lh: \%
      .13f seconds",tp_lh);
```

6

```
30 mprintf("\nPropogation delay tp: %.13f seconds",tp);
31
32 //Outputs
33 //Discharge time t_discharge : 0.0000000001796
seconds (or) 179.6 picosecs
34 //Delay for high to low transition tp_hl:
0.0000000001996 seconds (or) 199.6 picosecs
35 //Charge time t_charge: 0.000000000433 seconds (or)
43.3 picosecs
36 //Delay for low to high transition tp_lh:
0.000000000633 seconds (or) 63.3 picosecs
37 //Propogation delay tp: 0.000000001315 seconds (or)
131.5 picosecs
```

Scilab code Exa 3.18 Power Dissipation of ECL Inverter

```
1 //Example 3.18, Page Number 177
2 //Power Dissipation of ECL Inverter
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
               //Supply voltage in volts(V)
8 Vcc=0
               //Supply voltage in volts(V)
9 \text{ Vee} = -5
10 Vref=-0.95 //Reference voltage in volts(V)
11 Iee=0.5*(10^{-3})
                         //Coupled emitter current in
      amperes (A)
12 Rc=1*(10^3)
                      //Collector resistance in ohms(
                                                           )
13 Rb=50*(10<sup>3</sup>)
                        //Base resistance in ohms(
                                                       )
14 Is=10^-17
                         //Transport saturation current
      in amperes(A)
15 Ic=0.1*(10^{-3})
                           //Collector current in amperes
      (A)
16 beta_f=100
                            //Maximum forward current
```

gain 17 phi_t=26*(10^-3) //Thermal voltage in volts (A) 18 Vswing=Iee*Rc //Transition voltage swing in volts (V) 19 $Cl = 60 * (10^{-15})$ //Load capacitance in farads(F) $20 \quad Cc = 72.8 * (10^{-15})$ //Collector capacitance in farads (F) 21 Ct=Cl+Cc//Total switching capacitance in farads (F) 22 tp=127.5*(10^{-12}) //Propogation delay in seconds (secs) 2324 //Outputs 25 Vbe_on=phi_t*log(Ic/Is) //Base-Emitter voltage in volts(V) 26 V_oh=Vcc-Vbe_on //Output high level transition voltage in volts(V) 27 V_ol=Vcc-Vbe_on-(Vswing) //Output low level transition voltage in volts(V) 28 f=(1/tp) //Maximum allowable switching frequency in hertz(Hz) 29 //Ignoring the power consumed in bias network 30 Pstat=(Vcc-Vee)*(Iee+(2*((((V_oh+V_ol)/2)-Vee)/Rb))) //Static power consumption in watts(W) 31 Pdyn=Ct*(Vcc-Vee)*Vswing*f //Dyanamic power consumption in watts (W) //Total power consumption 32 Pt=Pstat+Pdyn in watts (W) 3334 //Results 35 mprintf("\nStatic power consumption Pstat : %.4f watts", Pstat); 36 mprintf("\nDynamic power consumption Pdyn : %.4f watts", Pdyn); mprintf("\nTotal power consumption Pt : %.4f watts", 37Pt);

38

- 39 //Outputs
- 40 //Static power consumption Pstat : 0.0033 watts (or) 3.3 mW
- 41 //Dynamic power consumption Pdyn : 0.0026 watts (or) 2.6 mW
- 42 //Total power consumption Pt : 0.0059 watts (or) 5.9 $_{\rm mW}$

Chapter 4

Designing Combinational Logic Gates In CMOS

Scilab code Exa 4.2 Computing Ron

1 //Example 4.2, Page Number 194 2 //Computing Ron 3 //Scilab 6.0.1 4 //Windows 10 $5 \, \text{clc};$ 6 7 //Inputs //Supply voltage in volts(V) 8 Vdd=59 //Values from table 3.3, Pg no:136 10 $Id_n1=0.46*(10^{-3})$ //Drain current in NMOS when (Vout=Vdd) in amperes (A) //Drain current in NMOS 11 Id_n2=0.29*(10⁻³) when (Vout=Vdd/2) in amperes (A) 12 $Id_p1=0.57*(10^{-3})$ //Drain current in PMOS when (Vout=Vdd) in amperes (A) Id_p2=0.24*(10⁻³) //Drain current in PMOS 13when (Vout=Vdd) in amperes (A) 1415 //Outputs

```
16 Rn1=(1/2)*((Vdd/Id_n1)+(Vdd/(2*Id_n2)))
                                                       //
      Resistance when (W/Leff = 2) in ohms(
                                              )
17 Rn2=Rn1*2
                              //Resistance when (W/Leff
      =1) in ohms()
  Rp1=(1/2)*((Vdd/Id_p1)+(Vdd/(2*Id_p2)))
                                                       //
18
      Resistance when (W/Leff = 6) in ohms(
                                              )
                       //Resistance when (W/Leff = 1) in
  Rp2=Rp1*6
19
      ohms()
20
21
22 //Results
23 mprintf("\nResistance when (W/Leff = 2) Rn1 : %.1f
      ohms", Rn1);
24 mprintf("\nResistance when (W/Leff = 1) Rn2 : %.1 f
      ohms", Rn2);
  mprintf("\nResistance when (W/Leff = 6) Rp1 : %.1f
25
      ohms", Rp1);
  mprintf ("\nResistance when (W/Leff =1) Rp1 : \%.1 f
26
      ohms", Rp2);
27
28 //Outputs
29 //Resistance when (W/Leff = 2) Rn1 : 9745.1 ohms (or)
       9.7451 k
30 //Resistance when (W/Leff = 1) Rn2 : 19490.2 ohms(or)
       19.4902 k
  //\text{Resistance} when (W/\text{Leff} = 6) Rp1 : 9594.2 ohms (or)
31
       9.5942 k
32 //Resistance when (W/Leff =1) Rp1 : 57565.7 ohms (or
      ) 57.5657 k
```

Scilab code Exa 4.3 A Four Input Complimentary CMOS NAND Gate

```
1 //Example 4.3, Page Number 200
2 //A Four-Input Complimentary CMOS NAND Gate
3 //Scilab 6.0.1
```

```
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 //Parameter Values for 1.2 m CMOS process
9 \quad lamda_NMOS=0.06
                                 //Channel modulation in
      volt inverse (1/V)
                                  //Channel modulation in
10 lamda_PMOS=0.19
      volt inverse (1/V)
11
12 //Outputs
13 Area_PMOS=108*(lamda_PMOS^2)
                                                       Area of PMOS in micro metre square (m<sup>2</sup>)
14 Perimeter_PMOS=24*lamda_PMOS
                                                        11
      Perimeter of PMOS in micro metre (m)
  Area_NMOS=37*(lamda_NMOS^2)
15
                                                      //Area
       of NMOS in micro metre square (m<sup>2</sup>)
16 Perimeter_NMOS=27*lamda_NMOS
                                                       //
      Perimeter of NMOS in micro metre(m)
17
18 //Results
19 mprintf("\nArea of PMOS: \%.2 \text{ f} \text{ m} 2", Area_PMOS);
20 mprintf("\nPerimeter_PMOS: %.2f m ",Perimeter_PMOS)
      ;
21 mprintf("\nArea of NMOS: %.2f m ^2", Area_NMOS);
22 mprintf("\nPerimeter_NMOS: %.2f m ",Perimeter_NMOS)
23
24
25 //Outputs
26 //Area of PMOS: 3.90
                           m^2
27 //Perimeter_PMOS: 4.56
                             m
28 //Area of NMOS: 0.13 m<sup>2</sup>
29 / Perimeter_NMOS: 1.62
                             \mathbf{m}
```

Scilab code Exa 4.7 Resistance of a Transmission Gate

```
1 //Example 4.7, Page Number 214
2 //Resistance of a Transmission Gate
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 //Parameter Values for 1.2 m CMOS process
9 Vdd=5
                        //Supply voltage in volts(V)
10 Kn = 19.6 * (10^{-6})
                                  //in ampere per volt
      square (A/V^2)
11 Kp=5.4*(10<sup>-6</sup>)
                                 //in ampere per volt
      square (A/V^2)
12 Vtn=0.743
                                //Threshold voltage of
     NMOS in volts(V)
13 Vtp1 = -0.739
                                  //Threshold voltage of
     PMOS in volts(V)
14 Vtp=abs(Vtp1)
15
16 //Outputs
17 Geq=((Kn*((Vdd-Vtn)^2))+(Kp*((Vdd-Vtp)^2)))/(2*Vdd)
          //Equivalent conductance in mho
                    //Equivalent resistance in ohms( )
18 Req=1/Geq
19
20 //Results
21 mprintf("\nEquivalent conductance Geq : %.7f mho",
      Geq);
22 mprintf("\nEquivalent resistance Req : %.4f ohms",
      Req);
23
24 //Output
25 //Equivalent conductance Geq : 0.0000453 mho (or)
      45.3 pico mho
26 //Equivalent resistance Req : 22063.5990 ohms (or)
      22.063 K
27
```

```
45
```

28 //Wrong Answer.

29 //Answer would be correct if formula is modified as (Replacing (2*Vdd) by (Vdd)) :

30 $//Geq = ((Kn*((Vdd-Vtn)^2)) + (Kp*((Vdd-Vtp)^2))) / (Vdd))$ 31

- 32 //Output when equation is modified:
- 33 //Equivalent conductance Geq : 0.0000906 mho (or) 90.6 pico mho
- 34 //Equivalent resistance Req : 11031.7995 ohms(or) 11.031 K

Scilab code Exa 4.8 Pass Transistor Chain

```
1 //Example 4.8, Page Number 216
2 //Pass-Transistor Chain
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 //Parameter Values for 1.2 m CMOS process
9 Req=10*(10^3)
                     //Equivalent resistance in ohms
     ( )
                         //Capacitance in farads(F)
10 C = 10 * (10^{-15})
11 tp_buf=0.5*(10<sup>-9</sup>)
                                //Propogation delay of
      each buffer in seconds (secs)
12
13 //Outputs
14 m_opt=1.7*(sqrt(tp_buf/(C*Req)))
                                           //Optimal
     number of switches between buffers
15
16 //Results
17 mprintf("\nOptimal number of switches between
      buffers m_opt : %.2f",m_opt);
18
```


Scilab code Exa 4.12 Charge Redistribution

```
1 //Example 4.12, Page Number 229
2 //Charge Redistribution
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 Vdd = -5
                                //Supply voltage in volts
      (\mathbf{V})
  //When top three transistors of the PDN are enabled
9
      and the internal capacitance hold diffusion and
      gate capacitance of neighbouring transistors.
10 C_internal=8.78*(10^-15)
                                        //Internal
      capacitane in farads(F)
11 Cl = 25 * (10^{-15})
                              //Load capacitane in farads
      (F)
12
13 // Outputs
14 delta_V=-Vdd*(C_internal/(C_internal+Cl))
                    //Total output voltage drop in volts
      (V)
15
16 //Results
17 mprintf("\nTotal output voltage drop delta_V: %.2f
      volts", delta_V);
18
19 //Outputs
20 //Total output voltage drop delta_V: 1.30 volts
```

Scilab code Exa 4.18 Optimizing Switching Activity at the Logic Level

```
1 //Example 4.18, Page Number 251
2 //Optimizing Switching Activity at the Logic Level
3 //Scilab 6.0.1
4 / Windows 10
5 clc;
6
7 //Inputs
                      //Transition probability of input
8 P_A=0.5
       signal '(A=1)'
                      //Transition probability of input
9 P_B = 0.2
              '(B=1)'
       signal
                      //Transition probability of input
10 P_C=0.1
              '(C=1)'
       signal
11
12 //Outputs
13 //As both the circuits implement identical logic
      functionality, the output node 'Z' is equal in
      both the cases.So, difference in activity occurs
      at intermediate nodes:
14 Activity_first=(1-(P_A*P_B))*(P_A*P_B)
                                                   //
      Switching activity of first circuit
  Activity_second = (1 - (P_B * P_C)) * (P_B * P_C)
                                                    11
15
      Switching activity of second circuit
16
17 //Results
18 mprintf("\nSwitching activity of first circuit : %.2
      f", Activity_first);
19 mprintf("\nSwitching activity of second circuit : %
      .4 f", Activity_second)
20
21 //From the results we get to learn that it is
      benificial to postpone the introduction of
```

```
signals with higher transition rate(i.e signals
with signal probability close to )
22
23 //Outputs
24 //Switching activity of first circuit : 0.09
25 //Switching activity of second circuit : 0.0196
```

Chapter 5

Very High Performance Digital Circuits

Scilab code Exa 5.3 Differential ECL Gate

```
1 //Example 5.3, Page Number 277
2 // Differential ECL Gate
3 //Scilab 6.0.1
4 //Windows 10
5 \, \text{clc};
6
7 //Inputs
                               //Supply voltage in volts(
8 Vcc=5
     V)
  Iee = 400 * (10^{-6})
                                    //Emitter current
9
      supply in amperes(A)
10 Rc=625
                                    //Collector resistance
       in ohms()
11
12 //Outputs
                                               //Output
13 Voltage_swing=Iee*Rc
      voltage swing in volts(V)
                                               //Static
14 P_consm = Iee * Vcc
      power consumption in watts (W)
```

```
15
16 // Results
17 mprintf("\nOutput logic swing: %.2f volts",
        Voltage_swing);
18 mprintf("\nStatic power consumption: %.4f watts",
        P_consm);
19
20 // Outputs
21 // Outputs
22 // Static power consumption: 0.0020 watts (or) 2mW
```

Scilab code Exa 5.4 CML Gate Characteristics

```
1 //Example 5.4, Page Number 279
2 //CML Gate Characteristics
3 //Scilab 6.0.1
4 //Windows 10
5 \, \text{clc};
6
7 //Inputs
8 V c c = 0
                                //Supply voltage in volts (
      V)
                                    //Supply voltage in
9 \quad Vee = -1.7
      volts (V)
10 phi_t=26*(10<sup>-3</sup>)
                             //Thermal voltage in volts (A)
11 Vref=-0.05
                                    //Reference voltage in
      volts (V)
12 Iee=0.4*(10^{-3})
                                     //Emitter current
      supply in amperes(A)
13 Rc=625
                                     //Collector resistance
       in ohms(
                 )
14 V_{ih} = -0.085
                                     //Input high level
      transition voltage using unity gain definition in
       volts (V)
15 V_{il} = -0.165
                                     //Input low level
```

transition voltage using unity gain definition in volts (V) 16 $Vbe_on=0$ //Base-Emitter voltage in volts (V) 17 //Vbe_on is zeo as Ic=Is (Vbe_on= t *log(Ic/Is)) i.e $(\log(1)=0)$ 18 C_fanout=60*(10^-15) //Fanout capacitance in farads (F) //Collector-Source junction $19 C_{cs1}=47*(10^{-15})$ capacitance in farads(F) $20 C_bc1=22*(10^{-15})$ //Base-collector junction capacitance in farads(F) 21 $Cc = ((0.67 * C_cs1) + (2*1.01 * C_bc1))$ //Collector capacitance in farads(F) //Cbc1 is accounted twice to incoprate miller effect 22232425 //Outputs 26 Vswing=Iee*Rc //Output voltage swing in volts (V) 27 V_oh=Vcc-Vbe_on //Output high level transition voltage in volts (V) 28 V_ol=Vcc-Vbe_on-(Vswing) //Output low level transition voltage in volts (V) 29 $NM_H=V_oh-V_ih$ //Noise margin of high level transition in volts (V) //Noise margin of low $30 NM_L=V_il-V_ol$ level transition in volts (V) 31 Cl=C_fanout+Cc //Output capacitance in farads (F) 32 tp=0.69*Rc*Cl //Propogation delay in seconds (secs) 33 Pstat=(abs(Vee)*Iee) //Static output power in watts (W) 34 Pdyn=Cl*(Vcc-Vee)*(Vswing/tp) //Dynamic output power in watts (W) 3536 //Results

52

```
37 mprintf("\nOutput voltage swing : %.2f volts", Vswing
     );
38 mprintf("\nVbe_oh: \%.2 f volts", V_oh);
39 mprintf("\ Nbe_ol: \%.2f volts", V_ol);
40 mprintf("\ Nbe_ih: \%.2f volts", V_ih);
41 mprintf("\nVbe_il: \%.2 f volts", V_il);
42 mprintf("\nNoise margin of high level transition: %
     .2 f volts", NM_H);
43 mprintf("\nNoise margin of low level transition: %.2
     f volts",NM_L);
44 mprintf("\nOutput capacitance: %.16f farads",Cl);
45 mprintf("\nPropogation delay: %.13f seconds",tp);
46 mprintf("\nStatic output power: %.4 f watts", Pstat);
47 mprintf("\nDynamic output power: %.4f watts",Pdyn);
48
49 //Outputs
50 //Output voltage swing : 0.25 volts
51 //Vbe_oh: 0.00 volts
52 //Vbe_ol: -0.25 volts
53 //Vbe_ih: -0.09 volts
54 //Vbe_il: -0.17 volts
55 //Noise margin of high level transition: 0.09 volts
56 //Noise margin of low level transition: 0.08 volts
57 //Output capacitance: 0.000000000001359 farads (or)
       135.9 fF
58 // Propogation delay: 0.000000000586 seconds (or)
      58.6 picosecs
59 //Static output power: 0.0007 watts (or) 0.7 mW
60 //Dynamic output power: 0.0010 watts (or) 1.0 mW
```

Scilab code Exa 5.5 VTC of an NTL Gate

- 1 //Example 5.5, Page Number 285
- 2 //VTC of an NTL Gate
- 3 //Scilab 6.0.1

```
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 Vcc=1.9
                   //Supply voltage in volts(V)
              //Collector resistance in ohms(
9 Rc=2
                                                  )
10 Re=0.5*(10<sup>3</sup>)
                        //Emitter resistance in ohms( )
11 Vbe_on=0.75
                         //Base-Emitter forward bias
      voltage in volts(V)
12
13 // Outputs
14 //A large value of ratio (-Rc/Re) enchances the
      voltage gain and noise margin, but increases gate
      delay.So, (Rc=2*Re) is a good compromise.Under
      these conditions V_{-}ol evaluates as
15 V_ol=3*Vbe_on-Vcc
                                //Output low level
      transition voltage in volts (V)
16 V_oh=Vcc-Vbe_on
                                ////Output high level
      transition voltage in volts (V)
17 Signal_swing=2*Vcc-4*Vbe_on
                                                 //Signal
      swing in volts (V)
18
19 //Results
20 mprintf("\nVbe_oh: \%.2 f volts", V_oh);
21 mprintf("\nVbe_ol: \%.2 f volts", V_ol);
22 mprintf("\nSignal swing : %.2f volts", Signal_swing);
23
24 //Outputs
25 //Vbe_oh: 1.15 volts
26 //Vbe_ol: 0.35 volts
27 //Signal swing : 0.80 volts
```

Scilab code Exa 5.10 GaAs MESFET Current Voltage Characteristics

1 //Example 5.10, Page Number 305

```
2 //GaAs MESFET Current-Voltage Characteristics
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
                                  //Gate-Source voltage in
8 Vgs = 0.5
       volts (V)
9 \text{ Vds}=2
                                //Drain-Source voltage in
      volts (V)
10 beta_enhancement=250*(10^-6)
                                                   //
      =250*(10^{-6}) for Enhancement MESFET in Area per
      Voltage aquare (A/V * * 2)
11 lamda=0.2
                                         //Channel
      modulation constant in volt inverse (1/V)
12 alpha=6.5
                                          // Transistor
      parameter in inverse volt(V) and alpha=6.5 for
      enhancement MOSFET.
13 Vp=0.23
                                     //Pinch-Off voltage
      in volts (V)
14 \quad W = 4 * (10^{-6})
                                              //Depletion
      region width
15 L=1*(10^{-6})
                                              //Depletion
      region length
16 \text{ delta}_W=0.15*(10^{-6})
                                                     //
      Change in Depletion region width
17 delta_L=0.4*(10^-6)
                                                    //Change
       in Depletion region length
  Weff=W-delta_W
                                                      //
18
      Effective depletion region width
19 Leff=L-delta_L
                                                      //
      Effective depletion region length
20
21 //Outputs
22 Id=(Weff/Leff)*beta_enhancement*((Vgs-Vp)^2)*(1+(
      lamda*Vds))*tanh(alpha*Vds)
                                       //Drain current in
      amperes (A)
23
```

55

```
24 // Results
25 mprintf("\nDrain current Id: %.7f amperes",Id);
26
27 // Output
28 // Drain current Id: 0.0001637 amperes (or) 163.7 A
```

Scilab code Exa 5.13 MESFET Source Follower

```
1 //Example 5.13, Page Number 310
2 //MESFET Source-Follower
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 Vd_on=0.7
                                   //Forward bias diode
      voltage in volts(V)
                                  //Output high level
9 V_{oh} = -1.3
      transition voltage in volts (V)
                                  //Output low level
10 V_ol = -1.7
      transition voltage in volts (V)
11 Vgs=0.5
                                 //Gate-Source voltage in
       volts (V)
12 Vds=0.8
                                 //Drain-Source voltage
      in volts (V)
13 beta_enhancement=250*(10^{-6})
                                                  11
      =250*(10^{-6}) for Enhancement MESFET in Area per
      Voltage aquare (A/V * * 2)
14 lamda=0.2
                                        //Channel
      modulation constant in volt inverse (1/V)
15 alpha=6.5
16 Vout = -1.5
                                      //Output voltage at
      midpoint of voltage swing in volts (V)
17 Vp=0.23
                                     //Pinch-Off voltage
      in volts (V)
```

```
//Width to
18 Weff_to_Leff=10
     length ratio of depletion region
19
20 //Outputs
21 Isf=(Weff_to_Leff)*beta_enhancement*((Vgs-Vp)^2)
     *(1+(lamda*Vds))*tanh(alpha*Vds) //Drain Source
      current in amperes(A)
22
23 // Results
24 mprintf("\nDrain current Isf: %.5f amperes", Isf);
25 //For this value of current, the voltage drop over
     the source follower is virtually constant over
     complete range of voltage interest.
26
27 //Output
28 //Drain current Isf: 0.00021 amperes (or) 0.21 mA
```

Chapter 6

Designing Sequential Logic Circuits

Scilab code Exa 6.3 ECL SR Flip Flop

1 //Example 6.3, Page Number 346 2 //ECL SR Flip-Flop 3 //Scilab 6.0.1 4 //Windows 10 $5 \, \text{clc};$ 6 7 //Inputs $8 \quad Vbe_on=0.7$ //Forward Base-Emitter voltage on volts(V) //Saturated Base-Vbe_sat=0.8 9 Emitter voltage on volts (V) //Saturated Collector-10 $Vce_sat=0.1$ Emitter voltage on volts(V) 11 beta_f=100 //Forward current gain 12 V c c = 0//Supply voltage in volts (V) 13 Vee=-3.5 //Emmiter voltage in volts (V)

```
14 // Collector current is set to 0.5mA
15 Ic1=0.5*(10^{-3})
                                       //Collector current
       in amperes (A)
16
17 //Outputs
18 Vb1=Vcc-Vbe_on
                                //Base voltage of Q1 in
      volts (V)
                                 //Emitter voltage of Q1
19 Ve1=Vb1-Vbe_on
      in volts (V)
20 Re=(Ve1-Vee)/Ic1
                                 //Emitter resistance in
       ohms()
  //Solving the below equations gives relation between
21
       Re and Rc:
22 //Vc1 = Vcc - (Ic1 * Rc)
23 //Vq_compliment=Vc1-Vbe_on
24 //Vq_compliment=Vcc -(Rc/Re) * (Vcc - (2*Vbe_on) - Vee) -
      Vbe_on
25 \ \text{Rc}=\text{Re}/4.2
                                  //Collector resistance
      in ohms()
  //The absolute values of Rc, Re and Rb are determined
26
       by desired current levels and the required
      transient response time
27
28 //Results
29 mprintf("\nEmitter resistance Re: %.1f ohms( )",Re)
30
  mprintf(" \setminus nCollector resistance Re: \%.1f ohms()",
      Rc);
31
32 //Outputs
33 //Emitter resistance Re: 4200.0 ohms( ) (or) 4.2 k
34 //Collector resistance Re: 1000.0 ohms( ) (or) 1k
```

Scilab code Exa 6.5 Emitter Coupled Schmitt Trigger

```
1 //Example 6.5, Page Number 366
2 //Emitter-Coupled Schmitt Trigger
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 \quad Vbe_on=0.7
                                 //Forward Base-Emitter
      voltage on volts (V)
  Vbe_sat=0.8
                                  //Saturated Base-
9
      Emitter voltage on volts (V)
                                  //Saturated Collector-
10 Vce_sat=0.1
      Emitter voltage on volts (V)
11 beta_f=100
                                       //Forward current
      gain
12 Vcc=5
                      //Supply voltage in volts(V)
13 R1=4*(10^3)
                           //Collecor resitance of
      transistor Q1 in ohms(
                                )
                             //Collecor resitance of
14 R2=2.5*(10<sup>3</sup>)
      transistor Q2 in ohms(
                               )
15 Re=1*(10^3)
                           //Emitter resitance in ohms(
16
17
18 //Outputs
19 V_oh = Vcc
                                   //Output high level
      transition voltage in volts (V)
20 R1_parallel_R2= (R1*R2)/(R1+R2)
21 Ve_M_plus=Vcc*Re/(Re+(R1_parallel_R2))
                                                    11
      Emitter voltage during low to high transition in
      volts (V)
                                                   //Output
22 V_ol=Ve_M_plus+Vce_sat
       low level transition voltage in volts (V)
23 V_M_plus=Ve_M_plus+Vbe_on
                                               //Switching
       threshold during low to high transition in volts
      (\mathbf{V})
24 Ve_M_minus=((Vcc*Re)/(R1+Re))
                                        //Emitter voltage
       during high to low transition in volts (V)
```

```
25 V_M_minus=Ve_M_minus+Vbe_on
                                               Switching threshold during high to low transition
      in volts (V)
26
27
28 //Results
29 mprintf("\nOutput high level transition voltage V_oh
      : %.4f volts", V_oh);
30 mprintf("\nOutput low level transition voltage V_ol:
      %.4f volts", V_ol);
31 mprintf("\nSwitching threshold during low to high
      transition V_M_plus: %.4 f volts", V_M_plus);
32 mprintf("\nSwitching threshold during high to low
      transition V_M_minus: %.2f volts", V_M_minus);
33
34 //Outputs
35 //Output high level transition voltage V_oh: 5.0000
      volts
36 //Output low level transition voltage V_ol: 2.0697
      volts
37 //Switching threshold during low to high transition
     V_M_plus: 2.6697 volts
38 //Switching threshold during high to low transition
     V_M_minus: 1.70 volts
```

Scilab code Exa 6.7 Current Starved Inverter

```
1 //Example 6.7, Page Number 372
2 //Current-Starved Inverter
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
6
7 //Inputs
8 Vgs=5 //Gate-Source voltage in
```

```
volts (V)
9 beta_depletion=19.6*(10^{-6})
                                                11
      =19.6*(10^{\circ}-6) for Depletion FET in Area per
      Voltage square (A/V * * 2)
10 lamda=0.2
                                       //Channel
      modulation constant in volt inverse (1/V)
11 Vp=0.74
                                    //Pinch-Off voltage
     in volts (V)
12 Weff1=1.8
                                              //Effective
       depletion region width
13 Leff=0.9
                                             // Effective
      depletion region length
14 Weff2=9
                                            // Effective
      depletion region width
15
16 //Outputs
17 //Maximum current of minimum-size inverter is given
     by below relation:
18 Isat=0.5*(Weff1/Leff)*beta_depletion*((Vgs-Vp)^2)
     //Saturation current in amperes(A)
19 //Maximum current of minimum-size control transistor
      M3 is given by below relation:
20 Vcontr=sqrt((Isat/(0.5*(Weff2/Leff)*beta_depletion))
                //Control voltage of transistor M3 in
      )-Vp
      volts (V)
21
22 //Results
23 mprintf("\nSaturation current: %.7f amperes", Isat);
24 mprintf("\ncontrol voltage: %.2f volts", Vcontr);
25
26 //Outputs
27 //Saturation current: 0.0003556929600 amperes (or)
      355.7 A
28 //control voltage: 1.17 volts
```

62

Chapter 7

Designing Arithmetic Building Blocks

Scilab code Exa 7.2 Static Adder Design

```
1 //Example 7.2, Page Number 391
2 // Static Adder Design
3 //Scilab 6.0.1
4 //Windows 10
5 \, \text{clc};
6
7 //Inputs
8 \text{ tab}_{c0}=1.63*(10^{-9})
                                        //Delay to generate
       carry output for inputs in seconds (secs)
9 \text{ tci}_{c0}=0.32*(10^{-9})
                                        //Delay to generate
       carry output for input carry in seconds(secs)
10 tci_s=1*(10^-9)
                                   //Delay to generate sum
       output for input carry in seconds (secs)
11 N=32
                                         //Number of bit
      adder
12
13 //Outputs
                                                   //Adder
14 tadd=tab_c0+(N-2)*tci_c0+tci_s
      delay in seconds(secs)
```

Scilab code Exa 7.4 Transistor Sizing in the Manchester Carry Chain

```
1 //Example 7.4, Page Number 394
2 // Transistor Sizing in the Manchester Carry Chain
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 //The worst case delay of the carry chain adder can
     be modelled by linear RC network.
9 R = 20 * (10^3)
                                    //Linearized on-
      resistance of RC network in ohms(
                                          //Linearized
10 C = 20 * (10^{-15})
      diffusion capacitance of RC network in ohms( )
11
12 //Outputs
13 // Propogation delay of RC network: tp = (0.69*(Ci))*(
        *Rj))
14 //Analysing equivalent network to determine
      propogation delay of carry chain
15 tp=0.69*C*(6*R+5*R+4*R+3*R+2*R+1*R)
                                                //Worst
      case propogation delay of adder circuit in
      seconds (secs)
16
17 //Results
18 mprintf("\nWorst case propogation delay of adder
```

circuit tp: %.10 f seconds",tp);

19

20 //Output

21 //Worst case propogation delay of adder circuit tp: 0.0000000058 seconds (or) 5.8 nsecs

Chapter 8

Coping With Interconnect

Scilab code Exa 8.2 Capacitance of Metal Wire

```
1 //Example 8.2, Page Number 444
2 //Capacitance of Metal Wire
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 L=10*(10^{-2})
                                        //Length of wire in
      metres (m)
9 \quad W = 4 * (10^{-6})
                                         //Width of wire in
      metres (m)
10 C_layer=0.031*((10^{-15})/(10^{-12}))
                            //Interconnect layer
      capacitance per unit area between metal1 and
      substrate in farads per metre square (F/m^2)
11 C_fring=0.044*((10<sup>-15</sup>)/(10<sup>-6</sup>))
                                                      11
      Fringing capacitance between metall and substrate
       in farads per metre (F/m)
12
13 //Outputs
14 C_area=L*W*C_layer
                                    //Total area
```

```
capacitance in farads(F)
15 C_fringing=L*2*C_fring
                                    //Total fringing
     capacitance in farads(F)
16 //Factor '2' in C_fringing is to consider two sides
     of the wire.
17 C_total=C_area+C_fringing
                                      //Total
     capacitance in farads(F)
18
19 //Results
20 mprintf("\nTotal area capacitance C_area: %.13 f
     farads",C_area);
21 mprintf("\nTotal fringing capacitance C_fringing: %
     .13 f farads", C_fringing);
22 mprintf("\nTotal capacitance C_total: %.13f farads",
     C_total);
23
24 //Outputs
25 //Total area capacitance C_area: 0.000000000124
     farads (or) 12.4 pF
26 //Total fringing capacitance C_fringing:
     0.000000000088 farads (or) 8.8 pF
27 //Total capacitance C_total: 0.000000000212 farads
     (or) 21.2 pF
```

Scilab code Exa 8.3 Interwire Capacitance and Cross Talk

```
1 //Example 8.3, Page Number 446
2 //Interwire Capacitance and Cross Talk
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
6
7 //Inputs
8 V=5 //Voltage transition on Y
in volts(V)
```

```
9 //As computation of fringing effect in this case of
      overlapping wires is complex, we assume two sides
       of wire contribute and a voltage disturbance is
      combined with parasitic effects
10 Cx = 25 * (10^{-15})
                                           //Capacitance
      at node 'x' in farads(F)
11 // Parasitic capacitance is given as (5*5*0.055 \text{ fF})
      +2*5*0.049 \,\mathrm{fF})
12 Cxy=1.9*(10^{-15})
                                             // Parasitic
      capacitance in farads(F)
13
14 //Outputs
15 delta_Vx=(Cx/(Cx+Cxy))*V
                                           //Voltage drop
      on dynamic node in volts (V)
16 V_disturbance=V-delta_Vx
                                            //Voltage
      disturbance at dynamic node in volts (V)
17
18 //Results
19 mprintf("\nVoltage drop at dynamic node delta_Vx: %
      .1 f volts", delta_Vx);
20 mprintf("\nVoltage disturbance at dynamic node
      V_disturbance: %.1f volts", V_disturbance);
21
22 //Output
23 //Voltage drop at dynamic node delta_Vx: 4.6 volts
24 //Voltage disturbance at dynamic node V_disturbance:
       0.4 volts
```

Scilab code Exa 8.4 Output Buffer Design

```
1 //Example 8.4, Page Number 453
2 //Output Buffer Design
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
```

```
6
7 //Inputs
8 Cl = 20 * (10^{-12})
                                 //Off-chip capacitance
      in farads (F)
9 Ci=10*(10^{-15})
                                 //Input capacitance in
      farads (F)
                                //Propogation delay of
10 tpo=0.2*(10<sup>-9</sup>)
      minimum size gate with single fanout in seconds (
      secs)
11 mu=2.96
                          //Scaling factor
12
13 // Outputs
14 tp=mu*log(Cl/Ci)*tpo
                                         //Total
      propogation delay in seconds (secs)
15
16 //Results
17 mprintf("\nTotal propogation delay tp: %.10f seconds
      ",tp);
18
19 //Output
20 //Total propogation delay tp: 0.000000045 seconds (
      or) 4.5 nsecs
```

Scilab code Exa 8.6 Cascode Charge Redistribution Amplifier

```
1 //Example 8.6, Page Number 460
2 //Cascode Charge-Redistribution Amplifier
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
6
7 //Inputs
8 Vcc=5 //Gate source voltage in
volts(V)
9 Vtn=0.74 //Threshold voltage
```

```
in volts (V)
10 Vref=5
                          //Reference voltage in volts(V
11 Weff=1.8*(10^{-6})
                                    //Effective width of
12 L=1.2*(10^{-6})
                                //Effective length of
13 delta_L=0.3*(10^-6)
                                           //Difference
      in effective length in metres(m)
                                        // Effective
14 Leff=L-delta_L
     length
  kn=5.4*(10^-6)
                                      //Device parameter
15
      in Area per Voltage aquare (A/V * * 2)
16 Vt=0.74
                 //Threshold voltage in volts(V)
17
18 //Outputs
19 Vout_high=Vcc
                                   //High voltage level
      of output node in volts(V)
                                       //High voltage
20 Vbus_high=Vref-Vtn*(Vref)
      level of output node in volts (V)
21 I_M3=(1/2)*(Weff/Leff)*kn*((Vcc-Vt)^2)
                                              //Drain
      current in transistor M3 amperes(A)
22 //The low voltages has to be solved iteratively due
      to body-effect factor. Equating I_M3 with I_M1
      yiilds Vbus_low:
                             //Low voltage level of
23 Vbus_low=0.63
      output node in volts (V)
24
  //The resulting voltage drop across M2(0.1 \text{ volts})
      yields Vout_low:
                                 //Low voltage level of
25 Vout_low=0.63+0.1
      output node in volts (V)
26
27 //Results
28 mprintf("\nHigh voltage level of output node
      Vout_high: %.1f volts", Vout_high);
29 mprintf("\nHigh voltage level of bus node Vbus_high:
      %.1f volts", Vbus_high);
30 mprintf("\nDrain current in transistor M3 I_M3: %.8f
       amperes", I_M3);
```

```
31 mprintf("\nLow voltage level of bus node Vbus_low: \%
```

```
.2f volts", Vbus_low);
32 mprintf("\nLow voltage level of output node Vout_low
: %.2f volts", Vout_low);
33
34 //Outputs
35 //High voltage level of output node Vout_high: 5.0
volts
36 //High voltage level of bus node Vbus_high: 1.3
volts
37 //Drain current in transistor M3 I_M3: 0.00009800
amperes (or) 98 A
38 //Low voltage level of bus node Vbus_low: 0.63 volts
39 //Low voltage level of output node Vout_low: 0.73
volts
```

Scilab code Exa 8.9 RC Delay of Polysilicon Wire

```
1 //Example 8.9, Page Number 473
2 //RC Delay of Polysilicon Wire
3 //Scilab 6.0.1
4 //Windows 10
5 \, \text{clc};
6
7 //Inputs
8 L=1*(10^{-3})
                                    //Length of wire in
      metres (m)
9 //Resistance is obtained by:R=(R_sheet*Length of
      wire)/(Width of wire)
10 R=10*((1000)^2)
                                           //Resistance of
      RC network in ohms(
                            )
11 C_layer=0.058*(10^-15)
                                                 11
      Interconnect layer capacitance per unit area
      between metall and substrate in farads per metre
      square (F/m^2)
12 C_fring=0.043*(10<sup>-15</sup>)
                                        //Fringing
```
```
capacitance between metal1 and substrate in
     farads per metre (F/m)
13
14 //Outputs
15 C=(C_layer+(2*C_fring))
                                                  //Total
       capacitance of wire in farads(F)
16 tp=0.38*R*C
                                  //Propogation delay of
       distributed RC network in seconds (secs)
17
18 //Results
19 mprintf("\nPropogation delay of distributed RC
     network tp: %.11f seconds",tp);
20
21 //Output
22 // Propogation delay of distributed RC network tp:
     0.0000000055 seconds (or) 0.54 nsecs
```

 $Scilab \ code \ Exa \ 8.10$ Optimized Delay of RC Chain

```
1 //Example 8.10, Page Number 474
2 // Optimized Delay of RC Chain
3 //Scilab 6.0.1
4 //Windows 10
5 \, \text{clc};
6
7 //Inputs
8 L=5*(10^{-3})
                                     //Length of wire in
      metres (m)
9 \text{ tp_buf=0.5*(10^{-9})}
                                          //Propogation
      delay of buffer in seconds (secs)
10 //Resistance is obtained from sheet resistance of
      polysilicon with tolerance.
11 R=95*((10000)^2)
                                          //Resistance of
      RC network in ohms(
                           )
12 // Capacitance ontained from summing fringing and
```

```
interconnect capacitances for polysilicon wire:
13 C=0.15*(10<sup>-12</sup>)
                                     //Capacitance of
     network in farads(F)
14
15 //Outputs
16 M=L*sqrt((0.38*R*C)/tp_buf) //Number of buffer
      sections
17 tp=0.38*R*C*(((L/M)^2)*M)+(M-1)*tp_buf
                                                    //
     Propogation delay of distributed RC network in
     seconds (secs)
18
19 //Results
20 mprintf("\nNumber of buffer sections M: %.4f",M);
21 mprintf("\nPropogation delay of distributed RC
     network tp: %.12f seconds",tp);
22
23 //Output
24 //Number of buffer sections M: 5.2034
25 // Propogation delay of distributed RC network tp:
     0.00000004703 seconds (or) 4.703 nsecs
```

Scilab code Exa 8.13 Noise Induced by Inductive Bonding Wires and Package Pins

```
1 //Example 8.13, Page Number 478
2 //Noise Induced by Inductive Bonding Wires and
Package Pins
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
6
7 //Inputs
8 Cl=20*(10^-12) //Driving load
capacitance in farads(F)
9 V_swing=5 //Voltage swing
in volts(V)
```

```
10 tf=0.9
                                             //Final output
       reach in seconds (secs)
11 ti=0.1
                                             //Initial
      output reach in seconds (secs)
12 \text{ tr}=4*(10^{-9})
                                              //Rise time
      in seconds (secs)
13 L=10*(10<sup>-9</sup>)
                                              //Series
      inductance in henry(H)
14 \ dt = 2*(10^{-9})
                                               //Output
      swing time in seconds (secs)
                                                //Peak
15 Ip=40*(10<sup>-3</sup>)
      current in amperes(A)
16
17 //Outputs
18 Iavg=(Cl*(tf-ti)*V_swing)/tr
      Average current to drive output in amperes(A)
19 Vl=L*(Ip/dt)
      Voltage drop across inductor in volts(V)
20
21 //Results
22 mprintf("\nPropogation delay of distributed RC
      network: %.4f amperes", Iavg);
23 mprintf("\nVoltage drop across inductor: %.1f volts"
      ,Vl);
24
25 //Outputs
26 // Propogation delay of distributed RC network:
      0.0200 amperes (or) 20 mA
27 //Voltage drop across inductor: 0.2 volts
```

Scilab code Exa 8.16 Capacitive Termination

```
1 //Example 8.16, Page Number 489
2 //Capacitive Termination
3 //Scilab 6.0.1
```

```
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 Z0=50
                                         // Characteristic
       impedance of the line in ohms(
9 Cl = 2 * (10^{-12})
                                 //Capacitive load in
      farads (F)
10 //Outputs
11 //The output rises to its final value with time
      constant:
12 tou=Z0*C1
                            //Time constant in seconds(
      secs)
13 t_charge=0.69*Z0*C1
                        //Time to charge the
      capacitance in seconds (secs)
14
15 //Results
16 mprintf("\nTime constant : %.13f seconds",tou);
17 mprintf("\nTime to charge the capacitance: %.13f
      seconds",t_charge);
18
19 //Outputs
20 //Time constant tou: 0.000000000000 seconds (or)
      100.0 psecs
21 //Time to charge the capacitance: 0.0000000000690
      seconds (or) 69.0 psecs
```

Scilab code Exa 8.18 Thermal Bounds on Integration

```
1 //Example 8.18, Page Number 500
2 //Thermal Bounds on Integration
3 //Scilab 6.0.1
4 //Windows 10
5 clc;
6
```

```
7 //Inputs
8 delta_T=100
                                               //Maximum
      temperature difference between chip and
      environment in degree celsius (C)
9 \text{ theta}=2.5
                            //Thermal resistance between
       chip and environment in celsius per watt (C/W)
10 E=0.1*(10^{-12})
                                              //Switching
       energy of each gate in joule(J)
11
12 //Outputs
13 Ng_to_tp=(delta_T/(theta*E))
                                                        //
      Ratio of ()Ng=Number of gates on chip, tp=
      Propgation delay) in gates per seconds (Gate/secs)
14
15 //Results
16 mprintf("\nMaximum number of gates on chip when all
      gates are simultaneously: %.1f gates per second",
     Ng_to_tp);
17
18 //Output
19 //Maximum number of gates on chip when all gates are
       simultaneously: 400000000000000.0 or 4*(10^5)
      gates / nanoseconds
```

Chapter 9

Timing Issues In Digital Circuits

Scilab code Exa 9.5 Synchronizers and Mean Time to Failure

1 //Example 9.5, Page Number 537 2 //Synchronizers and Mean Time-to-Failure 3 //Scilab 6.0.1 4 //Windows 10 $5 \, \text{clc};$ 6 7 //Inputs 11 8 $T_phi=10*(10^{-9})$ Sampling period in seconds (secs) $T1 = 10 * (10^{-9})$ 9 Waiting time in seconds (secs) $10 T2 = 20 * (10^{-9})$ 11 Waiting time in seconds (secs) 11 Tsignal=50*(10⁻⁹) 11 Time period of the signal in seconds(secs) 12 tr=1*(10⁻⁹) //Rise time in seconds (secs) 11 $13 \text{ tou}=310*(10^{-12})$ Time constant in seconds (secs)

```
//
14 Vswing=5
      Voltage swing of signal in volts (V)
15 V_transition=1
                                        //Transition
      difference in volts (V) { Vtransition=V_ih-V_il }
16
17 //Outputs
18 P_init=((V_transition/Vswing)/Tsignal)*tr
                                              //Error
      probability in errors per second (Error/Sec)
19 N_sync1=(P_init*(exp(-T1/tou)))/T_phi
                                                       //
     Averege number of synchronization errors per
     second for T1 in inverse seconds (errors/secs)
20 Mean_time_failure1=1/N_sync1
                                          //Mean time to
       failure in seconds (secs)
21 // If wating period(T) is doubled:
22 N_sync2=(P_init*(exp(-T2/tou)))/T_phi
                                                       //
     Averege number of synchronization errors per
     second for T2 in inverse seconds (errors/secs)
23 Mean_time_failure2=1/N_sync2
                                          //Mean time to
       failure in seconds (secs)
24
  //For a typical CMOS inverter with voltage swing of
25
     5V, the V_IH-V_IL computed is 1V
26 //Results
27 //in seconds
28 mprintf("\nAverege number of synchronization errors
     per second N_sync1: %.9f errors/sec", N_sync1);
29 mprintf("\nMean time to failure for waiting time T1
     Mean_time_failure1: %.1f seconds",
     Mean_time_failure1);
30 //If no synchronizer was used, the MTF would only
     have been 2.5
                     secs !
31
32 //in years
33 mprintf("\nMean time to failure for waiting time T1
      Mean_time_failure1(in years): %.2f years",
     Mean_time_failure1/(365*24*60*60));
34 mprintf("\nMean time to failure for waiting time T2
      Mean_time_failure2(in years): %.2f years",
```

```
78
```

Mean_time_failure2/(365*24*60*60));
35
36 //Outputs
37 //Averege number of synchronization errors per
 second N_sync1: 0.000000004 errors/sec
38 //Mean time to failure for waiting time T1
 Mean_time_failure1: 255528546.7 seconds (or) 2.55
 X 10^8 secs
39 //Mean time to failure for waiting time T1
 Mean_time_failure1(in years): 8.10 years
40 //Mean time to failure for waiting time T2
 Mean_time_failure2(in years): 828194294345529.87
 years (or) 8.2 X 10^14 years

Chapter 10

Designing Memory And Array Structures

Scilab code Exa 10.3 Voltage Swings in NOR and NAND ROMs

1 //Example 10.3, Page Number 565 2 //Voltage Swings in NOR and NAND ROM's 3 //Scilab 6.0.1 4 //Windows 10 $5 \, \text{clc};$ 6 7 //Inputs 8 Vdd=5//Supply voltage in volts (V) //Threshold voltage in $9 \quad Vto_PMOS = -0.75$ volts (V) 10 //Vto_NMOS is assumed as abs(Vto_PMOS) 11 $W_L_NMOS=9$ //(W/L) ratio of NMOS FET after considering lateral diffusion differences //Transition logic low level voltage 12 V_ol=2.5 in volts(V) 1314 //Outputs

```
15 W_L_PMOS_NOR=(1-sqrt(1-(V_ol/(Vdd-Vto_PMOS))))*3*
     W_L_NMOS
16
17 //Due to series chaining , the value of Vol is a
     function of both size of memory and programming.
     For this series chaining a longer device has to
     be used for N transistors which unacceptable
     results for larger arrays. So, NAND ROM's are
      rarely used for arrays with more than 8 rows.
18 / (8X8) : (W/L) p = 0.62
19 //(512X512): (W/L) p=0.0097
20
21 //Results
22 mprintf("\n(W/L) ratio of PMOS FET: %.2f seconds",
     W_L_PMOS_NOR);
23
24 //Output
25 //(W/L) ratio of PMOS FET: 6.70 seconds
```

${ m Scilab\ code\ Exa\ 10.4}$ Word and Bit Line Parasitics

```
1 //Example 10.4, Page Number 566
2 //Word and Bit Line Parasitics
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 C_layer_poly=0.058*(10^-15)
                                               11
     Interconncet layer capacitance between
     polysilicon to substrate per unit area in farads
     per cell (F/m^2)
9 C_layer_metal=0.031*(10<sup>-15</sup>)
                                                11
     Interconncet layer capacitance between metal to
     substrate per unit area in farads per cell(F)
```

```
10 \ C_fring=0.043*(10^{-15})
                                         //Fringing
      capacitance per cell in farads(F)
11 R_sheet_metal=0.07
      Sheet resistance per unit area in ohm per area (
          )
12 R_sheet_diffusion=10
     Sheet resistance per unit area in ohm per area (
                                            //Channel
13 lamda=1
     modulation in volt inverse (1/V)
14
15 //Outputs
16 / NOR
17 //Word-Line Parasictics
18 Resistance_cell_word_NOR=(7/2)*R_sheet_diffusion
                         //Resistance per unit memory
      cell in ohms()
19 wire_capacitance_cell_word_NOR=(((7*lamda)*(2*lamda))
     )*((0.6)^2)*C_layer_poly)+2*((7*lamda)*0.6)*
     C_fring
               //Wire capacitance of unit cell in
     farads (F)
20 Gate_capacitance_cell_NOR=((4*lamda)*(2*lamda))
     *((0.6)^2)*1.76*(10^-15)
                                         //Gate
      capacitance of ell in farads(F)
21 //Bit-Line Parasitcics
22 Resistance_cell_bit_NOR=(8.5/4)*R_sheet_metal
                         //Resistance per unit memory
      cell in ohms()
23 wire_capacitance_cell_bit_NOR=((8.5*lamda)*(4*lamda)
     )*((0.6)^2)*C_layer_metal+2*((8.5*lamda)*0.6)*
               //Wire capacitance of unit cell in
     C_fring
     farads (F)
24 drain_capacitance_cell_NOR=(((((3*lamda)*(4*lamda))
      *((0.6)^2)*(0.3))+(2*(3*lamda)*0.6*0.8))
      *(0.375*(10<sup>-15</sup>))+((4*lamda)*0.6*(0.43*(10<sup>-15</sup>)))
25 //NAND
26 //Word-Line Parasitics
```

```
27 Resistance_cell_word_NAND=(6/2)*R_sheet_diffusion
```

```
//Resistance per unit memory
      cell in ohms(
28 wire_capacitance_cell_word_NAND=(((6*lamda)*(2*lamda)
     ))*((0.6)^2)*C_layer_poly)+2*((6*lamda)*0.6)*
     C_fring
               //Wire capacitance of unit cell in
     farads (F)
  Gate_capacitance_cell_NAND=((3*lamda)*(2*lamda))
29
     *((0.6)^2)*(1.76*(10^-15))
                                           //Gate
      capacitance of ell in farads(F)
30 //Bit-Line Parasitcics
31 Resistance_cell_bit_NAND=10*(10^3)
                         //Resistance per unit memory
      cell in ohms(
32 //wire_capacitance_cell_bit:Included in diffusion
     capacitance in farads(F)
33 source_drain_capacitance_cell_NAND=(((3*lamda)*(3*
     lamda))*((0.6)^2)*0.3*(10^-15))+(2*3*lamda
      *0.6*0.8*0.345*(10<sup>-15</sup>))+(3*lamda*2*lamda*((0.6)
      ^2) *1.7*(10^-15))
34
35
36 //Results
37 mprintf("\nResistance per unit NOR memory cell
     Resistance_cell_word_NOR: %.1f ohms",
     Resistance_cell_word_NOR);
38 mprintf("\nWire capacitance of unit NOR cell
      wire_capacitance_cell_word_NOR: %.18f farads",
     wire_capacitance_cell_word_NOR);
39 mprintf("\nGate capacitance of NOR cell
     Gate_capacitance_cell_NOR: %.18f farads",
     Gate_capacitance_cell_NOR);
40 mprintf("\nResistance per unit NOR memory cell
      Resistance_cell_bit_NOR: %.2f ohms",
     Resistance_cell_bit_NOR);
41 mprintf("\nWire capacitance of unit NOR cell
      wire_capacitance_cell_bit_NOR: %.18f farads",
     wire_capacitance_cell_bit_NOR);
```

```
42 mprintf("\nGate capacitance of NOR cell
```

drain_capacitance_cell_NOR: %.18f farads", drain_capacitance_cell_NOR); 43 mprintf("\nResistance per unit NAND memory cell Resistance_cell_word_NAND: %.1f ohms", Resistance_cell_word_NAND); 44 mprintf("\nWire capacitance of unit NAND cell wire_capacitance_cell_word_NAND: %.18f farads", wire_capacitance_cell_word_NAND); 45 mprintf("\nGate capacitance of NAND cell Gate_capacitance_cell_NAND: %.18f farads", Gate_capacitance_cell_NAND); 46 mprintf("\nResistance per unit NAND memory cell Resistance_cell_bit_NAND: %.1f ohms", Resistance_cell_bit_NAND); 47 mprintf("\nGate capacitance of NAND cell source_drain_capacitance_cell_NAND: %.16f farads" ,source_drain_capacitance_cell_NAND); 48 4950 //Outputs 51 //Resistance per unit NOR memory cell Resistance_cell_word_NOR: 35.0 ohms //Wire capacitance of unit NOR cell 52wire_capacitance_cell_word_NOR: 0.00000000000000654 farads (or) 0.654 fF 53 //Gate capacitance of NOR cell Gate_capacitance_cell_NOR: 0.000000000000005069 farads (or) 5.069 fF 54 //Resistance per unit NOR memory cell Resistance_cell_bit_NOR: 0.15 ohms 55 //Wire capacitance of unit NOR cell wire_capacitance_cell_bit_NOR: 0.00000000000000818 farads (or) 0.818 fF 56 //Gate capacitance of NOR cell $drain_capacitance_cell_NOR: 0.0000000000002598$ farads (or) 2.598 fF 5758 //Resistance per unit NAND memory cell

Scilab code Exa 10.5 Propagation Delay of NOR RAM

0.000000000000056 farads (or) 5.6 fF

```
1 //Example 10.5, Page Number 569
2 // Propagation Delay of NOR RAM
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
7 //Inputs
8 M=512
                            //Number of cells
9 C_gate_word=5.1*(10^-15)
                                              //Word Gate
      capacitance in farads(F)
10 \quad C_wire_word=0.65*(10^{-15})
                                                //Word Wire
       capacitance in farads(F)
11 C_word=C_gate_word+C_wire_word
                                                      11
      Capacitance for generating word in farads(F)
12 R_word=35
                                           //Resistance in
       ohms (
              )
13 C_gate_bit=2.6*(10^-15)
                                             //Word Gate
      capacitance in farads(F)
14 C_wire_bit=0.8*(10^-15)
                                             //Word Wire
```

```
capacitance in farads (F)
15 Kp=5.3*(10^{-6})
                                  //Device paramter in
      ampere per voltage square (A/V^2)
16 Kn = 19.6 * (10^{-6})
                                   //Device paramter in
      ampere per voltage square (A/V^2)
  //W_{L-NMOS} = (2.4/1.2)
                                        //(W/L) ratio of
17
     NMOS transitor
  //W_{LPMOS} = (6/1.2)
                                      //(W/L) ratio of
18
     PMOS transitor
19 W_Leff_NMOS = (2.4/0.9)
                                         //(W/Leff) ratio
      of NMOS transitor
20 \ W_Leff_PMOS = (6/0.9)
                                       //(W/Leff) ratio of
      PMOS transitor
21
22
23 //Outputs
24 //Word-Line Delay
25 t_word=0.38*(R_word*C_word)*((M)^2)
                                                        11
      Delay of didtributed RC line containg M cells in
      seconds (secs)
26 //Bit-Line Delay
27 C_bit=M*(C_gate_bit+C_wire_bit)
      Capacitance for generating a bit in farads(F)
28 Iav_HL=(1/2)*(W_Leff_NMOS)*(Kn)*((((4.25)^2)/2)
      +((4.25*3.75)-(((3.75)^2)/2)))-((1/2)*(
      W_Leff_PMOS)*(Kp)*((4.25*1.25) -((((1.25)^2)/2)))
              //Average high to low level transition
      current in amperes(A)
29 t_HL=(C_bit*1.25)/Iav_HL
                                                //High to
      low response time in seconds (secs)
  //By similar above procedure Iav_LH can be computed
30
      and is given by:
31 \quad \text{Iav}_L\text{H}=0.36*(10^{-3})
                             //Average low to high level
      transition current in amperes(A)
32 t_LH=(C_bit*1.25)/Iav_LH
33
34
35 //Results
```

```
36 mprintf("\nDelay of didtributed RC line containg M
      cells t_word: %.10 f seconds",t_word);
37 mprintf("\nCapacitance for generating a bit C_bit: \%
     .13f farads", C_bit);
38 mprintf("\nAverage high to low level transition
     current Iav_HL: %.6f amperes", Iav_HL);
  mprintf("\nHigh to low response time t_HL: %.10f
39
     seconds",t_HL);
40 mprintf("\nAverage low to high level transition
     current Iav_LH: %.6f amperes", Iav_LH);
41 mprintf("\nLow to high response time t_LH: %.10f
     seconds",t_LH);
42
43
44
45 //Outputs
46 //Delay of didtributed RC line containg M cells
     t_word: 0.0000000200 seconds (or) 20 nsecs
47 //Capacitance for generating a bit C_{-}bit:
     0.000000000017 farads (or) 1.7 picosecs
  //Average high to low level transition current
48
     Iav_HL: 0.000389 amperes (or) 0.389 mA
  //High to low response time t_HL: 0.0000000056
49
     seconds (or) 5.6 nsecs
50 //Average low to high level transition current
     Iav_LH: 0.000360 amperes (or) 0.360 mA
51 //Low to high response time t_LH: 0.0000000060
     seconds (or) 6.0 nsecs
```

Scilab code Exa 10.9 IT DRAM Read out

- 1 //Example 10.9, Page Number 588
- 2 //IT DRAM Read-out
- 3 //Scilab 6.0.1
- 4 //Windows 10

```
5 clc;
6
7 //Inputs
8 C_bit=1*(10^{-12})
                                    //Bit line
      capacitance in farads(F)
9 V_{pre}=2.5
                           //Bit precharge voltage in
      volts (V)
10 \ Cs = 50 * (10^{-15})
                                       //Cell capacitance
      in farads(F)
11 V_logic_high=3.5
                               //Cell voltage when logic
      high in volts (V)
12 V_logic_low=0
                            //Cell voltage when logic
     low in volts (V)
13
14 //Outputs
15 delta_Vswing_logic_low=(V_logic_low-V_pre)*(Cs/(Cs+
                   //Voltage swing in bit line when
     C_bit))
      logic low in volts (V)
16 delta_Vswing_logic_high=(V_logic_high-V_pre)*(Cs/(Cs
     +C_bit))
                              //Voltage swing in bit
      line when logic high in volts (V)
17
18 //Results
19 mprintf("\nVoltage swing in bit line when logic low
      delta_Vswing_logic_low: %.4f volts",
      delta_Vswing_logic_low);
20 mprintf("\nVoltage swing in bit line when logic high
       delta_Vswing_logic_high: %.3f volts",
      delta_Vswing_logic_high);
21
22
23 //Outputs
24 //Voltage swing in bit line when logic low
      delta_Vswing_logic_low: -0.1190 volts (or) -119.0
      mV
25 //Voltage swing in bit line when logic high
      delta_Vswing_logic_high: 0.048 volts (or) 48 mV
26
```

```
88
```

Scilab code Exa 10.11 Column Decoders

```
1 //Example 10.11, Page Number 596
2 //Column Decoders
3 //Scilab 6.0.1
4 / Windows 10
5 \, \text{clc};
6
  //Inputs
7
8 //Consider a 1024:1 decoder
9 K = 10
                      //Number of inputs of decoder
10 \text{ K_precoded=5}
                                 //Number of precoded bits
11 N_tree=2*((2^K_precoded)-1)
                                              //Number of
      devices required in tree decoder
12 N_pass=(2^K)
                                     //Number of devices
      in pass deocoder
13 N_pre=6*(2<sup>K</sup>_precoded)
                                      //Number of devices
      for 5 bit precoding
14
15 //Outputs
                                         //Number of
16 N_dec=N_pre+N_pass+N_tree
      devices in column decoder
17
18 //Results
19 mprintf("\nNumber of devices in column decoder N_dec
      : %.1 f",N_dec);
20
21
22
23 //Outputs
```

```
Scilab code Exa 10.12 Differential Sense Amplifier
1 //Example 10.12, Page Number 599
2 // Differential Sense Amplifier
3 //Scilab 6.0.1
4 //Windows 10
5 \, \text{clc};
6
7 //Inputs
                              //(W/L) ratio of NMOS
8 W_L_NMOS = 10
      transitor
9 W_L_PMOS = 10
                              //(W/L) ratio of PMOS
      transitor
10 I_bias=100*(10<sup>-6</sup>)
                                //biasing current in
      amperes (A)
                                     //Channel modulation
11 lamda_NMOS=0.06
      in volt inverse (1/V)
12 lamda_PMOS=0.19
                                     //Channel modulation
      in volt inverse (1/V)
13 Kn=19.6*(10^{-6})
                                //NMOS device parameter
      in ampere per volt square (A/V^2)
14
15 //Outputs
16 A=(1/(lamda_NMOS+lamda_PMOS))*sqrt((4*Kn*W_L_NMOS)/
                //Gain of differential sense amplifier
      I_bias)
17
18 //Results
19 mprintf("\nGain of differential sense amplifier A: %
      .2 f",A);
20
21 //Output
22 //Gain of differential sense amplifier A: 11.20
```